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ABSTRACT
An Evaluation of Soft Processors as a Reliable Computing Platform
Michael Robert Gardiner
Department of Electrical and Computer Engineering, BYU
Master of Science
This study evaluates the benefits and limitations of soft processors operating in a
radiation-hardened FPGA, focusing primarily on the performance and reliability of these
systems. FPGAs designs for four popular soft processors, the MicroBlaze, LEON3, CortexM0 DesignStart, and OpenRISC 1200 are developed for a Virtex-5 FPGA. The performance
of these soft processor designs is then compared on ten widely-used benchmark programs.
Benchmarking results indicate that the MicroBlaze has the best integer performance of the
soft processors, with at least 2.23X better performance on average than the other three
processors. However, the LEON3 has the best floating-point performance, with benchmark
scores 8.9X higher on average than its competitors.
The soft processors’ performance is also compared against estimated benchmark
scores for a radiation-hardened processor, the RAD750. We find the average performance
of the RAD750 to be 2.58X better than the best soft processor scores on each benchmark,
although the best soft processor scores were higher on two benchmarks. The soft processors’ inability to compete with the performance of the decade-old RAD750 illustrates the
substantial performance gap between hard and soft processor architectures. Although soft
processors are not capable of competing with rad-hard processors in performance, the flexibility they provide nevertheless makes them a desirable option for space systems where speed
is not the key issue.
Fault injection experiments are also completed on three of the soft processors to evaluate their configuration memory sensitivity. Our results demonstrate that the MicroBlaze
is less sensitive than the LEON3 and the Cortex-M0 DesignStart, but that the LEON3 has
lower sensitivity per FPGA slice than the other processors. A combined metric for soft processor performance and configuration sensitivity is then developed to aid future researchers
in evaluating the trade-offs between these two distinct processor attributes.
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Chapter 1
Introduction
Space-based processors are employed today in a variety of computationally intensive
applications. Processors on telecommunications satellites, for example, must manage multiple streams of data at high throughput in order to ensure the quality of phone calls and other
transmissions. Space-based remote sensing systems also require substantial performance to
process high-resolution images and identify their important features quickly. Given the difficulty of these applications, space processors will require continual performance upgrades as
the demands for higher throughput, additional data channels, and more complex processing
grow even greater.
Although there is considerable demand for high-performance space processors [1],
the radiation present in space makes enhancing their performance uniquely challenging.
Heavy ions given off by the sun, protons, and other forms of space radiation can all damage
electronics or cause them to malfunction [2]. Electronics on Earth are shielded from nearly all
of this radiation by the atmosphere, but space-based systems must be able to operate reliably
without such protection. Designing a processor to meet these high reliability constraints can
require significant sacrifices in terms of performance, area, and power, necessitating a careful
balance between these trade-offs.
Engineers have devised a number of strategies for creating systems capable of operating reliably in high-radiation environments. One particularly successful strategy that has
found considerable use in space is the process of radiation-hardening, which is a method for
manufacturing electronic systems that makes them more resistant to the effects of radiation
[3]. Radiation-hardened versions of several commercial processors, including the PowerPC
750 and MIPS R3000, have been used in space systems for a number of years [4, 5, 6].
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While radiation-hardened processors have been developed that are able to operate
reliably in harsh environments, the use of these specialized processors is not without drawbacks. First, the production of radiation-hardened computers is very expensive. Second,
radiation-hardened processors lag years behind their non-hardened counterparts in performance because they are produced with older manufacturing processes. For example, the
Space Micro Proton 400k, a radiation-hardened processor introduced in 2010, runs on a 1
GHz clock, which is 25% slower than the 1.33 GHz Freescale P2020 its design was based
on. The commercial P2020 was first announced in 2008 [7, 8, 9]. Third, as with any custom
processor, radiation-hardened processors have fixed logic that cannot be optimized for tasks
outside those it was originally designed to perform. Situations where such unforeseen applications can arise include changes to the goals of a space mission or the introduction of new
algorithms to perform a task that present a different workload to the processor.
These and other considerations have prompted engineers to explore a number of different technologies as alternative high-reliability computing platforms. One such technology
is the radiation-hardened FPGA, which can be used to implement custom hardware such
as a processor design. Processors implemented in FPGA fabric, called soft processors, offer
some unique advantages to users because of their inherent reconfigurability. First, while a
user must adapt new technology to be compatible with a custom processor, a soft processor
design can be updated to interface with components using newer protocols or to incorporate advances in processor architecture. Second, soft processors offer the user the ability to
adapt the processor design to new applications or changing mission needs, even if the soft
processor has already been deployed in a remote environment [10]. As well, peripherals for
soft processors can often be incorporated into the FPGA fabric along with the processors
themselves, reducing the number of parts needed for a complete system and reducing the
communication delay between the system components [11].
As enticing as the advantages of soft processors may be, these FPGA-based designs
have significant limitations of their own. FPGAs are larger and slower than custom circuits
due to the additional logic and routing necessary to make the FPGA configurable. Additionally, the reconfigurability of FPGAs makes it possible for radiation to alter not only the
data processed by a FPGA design, but the design’s functionality as well [12]. Achieving the
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desired reliability for a FPGA design requires expensive radiation-hardening or the extensive
use of other mitigation strategies that are also costly in terms of performance, area, or power.
As we have seen, both radiation-hardened custom processors and soft processors
implemented in a radiation-hardened FPGA have distinct traits that make them desirable for
use in space systems. At the same time, each of these computing platforms has limitations
that make them less attractive for certain applications. Although the pros and cons of
using either of these options in space are known in general terms, the trade-offs between the
two are not fully understood. More information on the differences between them in terms
of performance, reliability, and other factors is needed to help engineers make the most
appropriate choice for their specific space applications.
1.1

Contributions
The purpose of this work is to evaluate the benefits and limitations of soft proces-

sors operating in a radiation-hardened FPGA, focusing primarily on the performance and
reliability of these systems. To evaluate soft processor performance, a set of popular soft
processors is selected and FPGA designs are created for each processor that take advantage
of their latest high-performance features. The performance of these soft processor designs is
then measured by running a group of benchmark programs on each of them. The soft processors’ benchmark scores from these experiments are compared to determine not only which
soft processor is best suited to a particular task, but also to develop an understanding of the
current limits of soft processor performance as compared with other kinds of processors.
After comparing the performance of different soft processors against each other, we
also compare their benchmark scores against estimated benchmark scores for the RAD750, a
popular radiation-hardened processor. Although no RAD750 was available for us to run our
benchmark programs on, we were able to acquire a PowerPC 750, the commercial version of
the RAD750. The benchmark programs used to test the soft processors were then run on
this PowerPC 750. The results obtained from this experiment were then used to estimate
RAD750 benchmark scores by scaling the original PowerPC 750 scores by the clock frequency
difference between the PowerPC 750 and the RAD750. The estimated performance of the
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RAD750 is then compared with the soft processors to more fully understand the performance
trade-offs between these two types of processors.
In addition to these experiments investigating soft processor performance, we also
explore the trade-offs between the performance and reliability of soft processors. The radiation sensitivity of our soft processor designs is determined using a method for estimating
reliability known as fault injection. A combined performance and radiation sensitivity metric
is then proposed and used to evaluate our soft processors by blending both our benchmark
scores and fault injection data. This evaluation provides further insight into the relationship
between these two system parameters of soft processors.
As outlined in the preceding summary of our approach, this thesis makes three primary contributions:
1. Performance benchmarking experiments are conducted on four popular soft processor designs: the MicroBlaze, LEON3, Cortex-M0 DesignStart, and OpenRISC 1200,
using 10 different benchmark programs. This work improves upon previous studies
comparing the performance of different soft processors by using a larger, more diverse
collection of benchmarks to evaluate soft processor performance on a wider range of
applications. A larger number of soft processors are also compared than in previous
benchmarking studies. As well, this is the first study to benchmark the performance
of the Cortex-M0 DesignStart soft processor.
2. Estimated scores for the RAD750 on the 10 benchmarks are obtained (using a PowerPC
750), and the estimated scores are compared against the soft processor scores. This is
the first study we are aware of that evaluates RAD750 performance with any benchmark
other than Dhrystone [4]. Additionally, this study is the first to compare soft processor
performance with a rad-hard custom processor.
3. A unique metric combining performance and radiation sensitivity is proposed and used
to evaluate our soft processors in both areas. Our comparison of soft processors on a
metric combining both performance and radiation sensitivity is, to our knowledge, the
first attempt to bridge these two disjoint areas of research.
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1.2

Related Work
While this thesis takes a novel approach in studying the performance of soft proces-

sors, previous experiments by a number of different researchers have also contributed greatly
to our understanding of this topic. We now present a representative sample of these studies,
highlighting the unique contributions of each study and their relationship with our own work.
In 2004, Mattsson et al. [13] performed a benchmarking study on three soft processors
(the LEON2, the MicroBlaze, and the OpenRISC 1200) in an effort to compare the LEON2
against competing soft processors in terms of performance, implementation (clock frequency
and area), configurability, and usability. These researchers used more benchmarks than the
typical two or three in these kinds of studies, and their selections include Dhrystone, the
Stanford Benchmark Suite, and what the authors termed a ”typical control application”
using floating point operations. The processors were implemented on a GR-PCI-XC2V
board, which contained a Virtex-II FPGA. A unique aspect of this study is the authors’
effort to compare the soft processors’ performance when they are configured for different
design goals. Three versions of each soft processor were created, one configured for high
performance, a second for low area, and a third as a ”comparable” configuration (with the
goal of making the hardware for each processor as similar as possible). The benchmarks were
run on the processors with each of these hardware configurations and the FPGA resource
requirements for each configuration were also recorded. Mattsson found that the LEON2
had between 31-37% better runtimes than the other processors for all benchmarks except
the control application (which the OpenRISC did not run correctly) when in a comparable
configuration, and slightly better performance than the MicroBlaze and OpenRISC when in
a high-performance configuration.
In 2007, Adam [14] conducted a study to determine the tradeoffs in performance and
usability when using a proprietary soft processor or a free, open-source alternative. His work
compared the open-source LEON2 against both the Xilinx MicroBlaze and the Altera Nios
II on the Dhrystone and Whetstone benchmarks. Since the MicroBlaze and Nios II are only
portable to FPGAs made by their respective vendors, these two soft processors could not
be compared directly on the same FPGA board. Instead, two different FPGAs were used.
The Nios II was implemented in an Altera Cyclone II FPGA, while the MicroBlaze was
5

implemented in a Spartan-3 FPGA. The LEON2 was then implemented in both FPGAs.
After running both benchmarks on the three processors, Adam found that the LEON2 had
better performance than either commercial processor on both benchmarks, scoring at least
8% better than the Nios II and 14.8% better than the MicroBlaze on each benchmark. The
Nios II scores were also significantly better than the MicroBlaze scores with 272% better
Dhrystone performance and 15.3% better Whetstone performance. However, no explanation
is provided as to why the LEON2’s Dhrystone performance on the Cyclone II (170 DMIPS
at 50 MHz) is far superior to the same processor’s performance on the Spartan-3 (46.23
DMIPS at 50 MHz).
In 2008, Gallegos et al. [15] conducted benchmarking tests for the MicroBlaze,
LEON3, and PowerPC 405 (which is a hard processor built into the FPGA) on Virtex-4
FPGAs using the Dhrystone and Whetstone benchmarks. Their goal for this test was similar to our own, in that they sought to evaluate the performance of both hard and soft
FPGA-based processors for potential use in satellite systems. A Virtex-4 FX20 FPGA was
used for the MicroBlaze and PowerPC 405 tests, while a Virtex-4 FX60 was used for the
LEON3 since the processor and its peripherals did not all fit into the smaller part. Numerous runs of each benchmark were then performed for each processor, changing the hardware
configuration of the processor each time.
This study was uncommonly thorough in exploring different design options: changes
to each processor’s hardware configuration included using different clock frequencies (up to
the maximum clock frequency of the design), running the benchmarks from on-chip BRAM
or an external SDRAM, enabling or disabling the caches, and enabling or disabling the FPU
(like the MicroBlaze and LEON3, the PowerPC 405 used an IP core for its FPU that was
implemented in the FPGA fabric). The researchers found that the PowerPC 405 had better Dhrystone performance than the best scores from either the LEON3 or the MicroBlaze,
scoring 1.4 times better than the LEON3 and 2.3 times better than the MicroBlaze. Whetstone results were inconclusive, as the LEON3, running at 20 MHz, performed eight times
better than the PowerPC 405 running at 200 MHz when both processors were using their
FPUs. No explanation for this anomalous behavior was settled on at the time this study was
published. They also found that the LEON3 had the best performance on both benchmarks
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when normalizing the benchmark scores to the processor’s clock frequencies, but that its low
maximum clock frequency gave the other processors an advantage.
In 2011, Gallegos and his research team repeated their benchmarking study, this time
using a Virtex-5 FX70T FPGA, which is a similar part to the radiation-hardened Virtex-5QV
[16]. In this follow-up study, three soft processors were compared: the MicroBlaze, LEON3,
and LEON3-FT1 . The three soft processors were also compared with a PowerPC 440 hard
processor, which is embedded inside many Virtex-5 FPGAs. Although the PowerPC 440 can
run at higher clock frequencies than the soft processors, its clock was constrained to 100 MHz
to allow for a direct comparison with the soft processor scores at this frequency. Dhrystone
and Whetstone (the single-precision version) were again chosen as the benchmarks for the
four processors. Similar hardware changes to the 2008 study were made between each run,
such as changing the clock frequency, enabling or disabling caches and FPUs, and running
the programs from different kinds of memory. The researchers found that, among the soft
processors, the MicroBlaze and LEON3 were about evenly matched on Dhrystone when the
caches were enabled, but that the LEON3 outperformed the MicroBlaze by over an order of
magnitude when the FPUs were used. The LEON3-FT had very similar performance to the
normal LEON3, although in some cases its performance was slightly lower. The PowerPC 440
outperformed the best scores for both the MicroBlaze and LEON3 on Dhrystone by about
54% with its caches on, but the LEON3 beat the PowerPC 440 on Whetstone by anywhere
from 80% to 200% depending on the memory from which the benchmark is executed. The
likely reason for the LEON3’s superior Whetstone performance is the artificially low 100
MHz constraint on the PowerPC 440’s clock rate that was used.
In 2013, Akpan [17] compared the Dhrystone performance of the MicroBlaze against
the PowerPC 440 processor embedded in a Virtex-5 FX70T FPGA. While his goal in performing this comparison was to determine how to optimize these processors in order to
achieve Xilinx’s advertised Dhrystone performance, his comparison still provides useful data
on how these two processors perform against each other. Akpan created a system-on-chip
design for each of these processors, and both designs included BRAM memory, a SRAM
1

The LEON3-FT is a version of the LEON3 designed to be fault-tolerant in Actel RTAX FPGAs. The
fault-tolerant features of the soft processor do not necessarily carry over into FPGAs from other vendors
such as Xilinx [16]
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controller, and a UART in the FPGA fabric. The MicroBlaze also included an additional
debugger peripheral to aid in programming the processor. For the performance comparison,
Dhrystone was compiled for both processors with -O2 optimization, and the program was
stored in the FPGA BRAM. Akpan found that, as expected from the advertised Dhrystone
scores, the PowerPC 440 outperformed the MicroBlaze on the benchmark, achieving 3.9
times better performance. He also was unable to fully match the advertised performance of
the MicroBlaze and PowerPC 440 on the benchmark, but obtained scores which were 85.3%
and 91.1% of the advertised scores.
Although these previous studies comparing the performance of multiple soft processors provide useful comparisons between them, our work seeks to answer a different question:
what are the trade-offs in choosing to use a soft processor in a radiation-hardened FPGA
instead of a radiation-hardened custom processor for space missions? Gallegos’s effort to
evaluate hard and soft FPGA-based processors for satellite use most closely aligns with our
stated goals, but his work assumes that a FPGA-based processor will be used and does not
compare FPGA-based systems against the alternative of a traditional radiation-hardened
processor as we have done. Furthermore, our focus on comparing soft processor performance
with a radiation-hardened processor leads us to estimate the performance of soft processors
on an actual space-grade FPGA instead of just on a similar commercial part, as in Gallegos’s study. Mattsson, Adam, and Akpan similarly restrict their focus to only evaluating
differences between soft processors on commercial FPGAs.
Some methodological differences between these studies and ours also allow us to
provide some new and valuable results. First, we use significantly more benchmarks in
evaluating the processors’ performance than any of these studies except for Mattsson’s. Such
variety provides a clearer picture of overall processor performance and helps to determine
the strengths and weaknesses of each processor in different application domains. We also
include an ARM soft processor in our work, the Cortex-M0 DesignStart, which has never been
previously benchmarked to compare its performance against other soft processors. Third,
we develop a metric to combine our benchmarking results with data from fault injection
experiments to better understand the relationship between a soft processor’s performance
and its sensitivity to radiation. All of these previous studies deal strictly with performance
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and do not attempt to also address the reliability of soft processors in conjunction with
performance.
1.3

Outline
Following the introduction and discussion of related studies presented here, the re-

mainder of this work is organized as follows. Chapter 2 will provide the reader with some
background information on the effects of radiation on electronics and the radiation-hardened
devices that are currently used to provide reliable processor systems in space. Chapter 3 will
introduce the four soft processors and the one hard processor (the PowerPC 750) used in this
study and how these processors were prepared for benchmarking. Chapter 4 will introduce
the benchmark programs used to assess the performance of the five processors and explain
how we ported them to each processor. Chapter 5 will present the results of our benchmarking experiments on the soft processors and compare their performance with the estimated
benchmark scores for the RAD750. Chapter 6 will report on fault injection experiments
we conducted to determine the configuration sensitivity of the soft processors, describing
both how these experiments were conducted and reporting their results. Additionally, this
chapter will use the fault injection results together with our benchmarking results to develop
a new metric for evaluating both the performance and reliability of a soft processor. Finally,
Chapter 7 will conclude the thesis and offer suggestions for future work.
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Chapter 2
Radiation Effects and Radiation-Hardened Electronics
One of the primary goals of this work that sets it apart from previous soft processor
studies is our effort to compare the performance of soft processors implemented in a radiationhardened FPGA against more traditional radiation-hardened custom processors. It is helpful
when approaching this topic to have a basic understanding of why using such specialized
devices is necessary in space, how high tolerance to radiation is achieved, and how the
methods used to grant hardware radiation tolerance affect performance and other aspects
of these devices. This chapter will provide the reader with such an understanding. The
first section of the chapter will discuss the harmful effects of radiation on semiconductor
devices and current methods for mitigating these effects. The next section will describe
radiation-hardened custom processors with an emphasis on the techniques used to make
them radiation-tolerant. A brief history of the use of radiation-hardened processors in space
is also provided. The final section introduces radiation-hardened FPGAs, focusing on the
Virtex5 V5QV radiation-hardened FPGA used in this study.
2.1

Radiation Effects on Semiconductor Devices
Semiconductor devices operating in an environment with radiation are susceptible

to a number of different failure mechanisms when radioactive particles strike their circuit
elements. All of these failures may be categorized into two major groups: failures due to
the long-term effects of radiation exposure and failures that can be caused by even a single
radioactive particle. Both kinds of failures must be mitigated in order to make an electronic
system reliable for use in the hostile radiation environment found in space.
Long-term exposure to radiation causes failure in semiconductor devices by changing
their electrical characteristics. As radiation perturbs the transistors in a device, electron-
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hole pairs are generated in the transistors, leading to the accumulation of charge. As charge
accumulates over time, it will change the threshold voltage and timing of the transistors,
causing the circuit to malfunction. The radiation dose required to cause this permanent
damage to an electronic system is called the total ionizing dose (TID), and one of the goals
in designing reliable electronics is to maximize this dose [2].
Although prolonged exposure to radiation will eventually cause any electronic system
to fail when its total ionizing dose is reached, even a single radioactive particle can cause
problems in a system due to failure mechanisms referred to as single-event effects. Two main
types of single-event effects are single-event latchup (SEL) and single-event upset (SEU) [2].
In single-event latchup, a particle strike induces a low-impedance path between power and
ground in a transistor, which may destroy the circuit if currents are high enough. Latchup can
be repaired by power-cycling the device if no permanent damage has already been inflicted
[18]. Single-event upset is a failure mode in which the charge from a single radioactive particle
changes the state of a memory element in a device. While a single-event upset temporarily
modifies a memory element and does no permanent damage to a circuit, the change in the
circuit state can cause the system to crash or generate erroneous output until the state is
corrected [19].
A variety of strategies are used to mitigate radiation-induced failure in electronics.
Manufacturing techniques such as radiation-hardening may be employed to make a device’s
components more resistant to radiation. Other techniques add some kind of redundancy to
a circuit, providing copies of more sensitive subsystems or in some cases the entire circuit to
provide a backup in case one or more of the copies fails. Another strategy, called scrubbing,
uses a hardware or software mechanism to periodically read a device’s memory and repair
any errors it finds [12]. By applying these various strategies for mitigating the effects of
radiation, engineers have successfully produced devices that can operate reliably in highradiation environments, including radiation-hardened processors.
2.2

Radiation-Hardened Processors
Radiation-hardened processors are a class of processors that are built to be far more

resistant to upset or damage from radiation than normal electronic circuits. Radiation
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hardening techniques used to produce these machines may be divided into two main methods:
radiation-hardening by process (RHBP) and radiation-hardening by design (RHBD).
RHBP techniques harden circuits through changes to the manufacturing process.
One example of such a change is the use of silicon-on-insulator (SOI) substrates instead
of bulk silicon substrates to reduce the charge collection volume available when a particle
strike occurs. Another RHBP technique is gated resistor hardening, which helps protect
SRAM cells against upset. Gated resistor hardening uses a variable resistor to increase the
threshold voltage required to change the state of the memory cell, but it also preserves circuit
performance by lowering the threshold voltage when the write input to the memory cell goes
high [1].
RHBD, on the other hand, implements hardening in a circuit through design practices
such as using higher-reliability components, incorporating redundancy into a design, and
employing special layout techniques. As RHBP and RHBD strategies focus on different
stages in the production of a radiation-hardened circuit, both can be applied to the same
design [20, 21].
Radiation-hardened processors have been in use in space for many years. NASA
first recognized the problems with SEUs in the late 1970s and early 1980s, with a variety
of issues that surfaced during exploration with the Pioneer and Voyager spacecraft. To
mitigate future problems, Sandia National Laboratories was contracted by NASA to create
a radiation-hardened version of the 2901 microprocessor [22]. Since that time, numerous
other rad-hard processors have been created for space missions. The space shuttles used
throughout the 1980s and 1990s used a set of rad-hard AP-101B and AP-101S processors.
Later, in 1997, the Pathfinder spacecraft used an IBM RS/6000 as an on-board computer
[23]. Since the year 2000, several other rad-hard processors have been produced by a number
of different companies, including the Proton 400k from SpaceMicro, the Mongoose-V from
Synova, and the RAD750 from BAE Systems [5, 24, 4]. The proven reliability of these radhard processors has led NASA and other organizations with a significant presence in space
to use them extensively despite their high cost [4, 8].
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2.3

Radiation-Hardened FPGAs
In addition to processors, many other kinds of electronic devices have been radiation-

hardened, including FPGAs. Two classes of radiation-hardened FPGAs are generally used
in space: anti-fuse FPGAs and SRAM FPGAs. Anti-fuse FPGAs may only be programmed
once, which prohibits later design updates. However, using anti-fuses to permanently set
the FPGA’s configuration greatly increases the reliability of these FPGAs because singleevent upsets can no longer change the configuration. However, the flip-flops in these FPGAs
are still vulnerable to upset and are protected by radiation-hardening. Radiation-hardened
SRAM FPGAs have the opposite problem. Although they can be programmed many times,
these FPGAs are susceptible to configuration memory upset because their configurations are
stored in volatile SRAM. [25].
Many FPGA vendors today offer radiation-hardened devices, including Atmel, Intersil, Microsemi, and Xilinx. Currently, the most advanced radiation-hardened SRAM FPGA
from Xilinx is the Virtex-5QV, or V5QV. This is the FPGA that was chosen as the radiationhardened FPGA platform for our soft processors. At the time the V5QV was first launched
in 2010 [26], this was the largest radiation-hardened, reconfigurable programmable logic device in the world [26]. The V5QV is a radiation-hardened version of a standard Virtex-5
part, the FX130 [27]. The reliability characteristics of the V5QV include total immunity to
single-event latchup, the ability to withstand at least 1 Mrad of total ionizing dose, and a
configuration memory upset rate in geosynchronous orbit of 3.8E-10 errors per bit per day
[28]. The high reliability and reconfigurability of this FPGA have made it a popular choice
for space missions.
The effects of radiation on electronics are an important challenge that must be overcome in order to have reliable processors in a space environment. Radiation-hardened custom
processors are today’s standard solution for providing such reliable systems. However, soft
processors implemented in radiation-hardened FPGAs provide one possible alternative to
custom processors, and offer the user a number of unique benefits due to their reconfigurability. We will benchmark a set of popular soft processors and compare those results against
a radiation-hardened custom processor to evaluate where soft processor technology currently
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stands in performance. These results will allow engineers to make more informed decisions
regarding the processor technology they choose for their systems.
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Chapter 3
Processor Architectures
In accomplishing our goal to compare the performance of soft processors in a radiationhardened FPGA against a standard radiation-hardened custom processor, a vital first step
is to acquire the processor hardware and prepare it for experimentation. This chapter will
explain the this process, discussing why the processors were chosen and how they were
configured for benchmarking. We begin the chapter by first detailing the criteria used in
selecting the four soft processors in this study. The following section will introduce each of
these soft processors and the RAD750 radiation-hardened processor compared against them,
providing some background on the processors and a general overview of how hardware and
software development is carried out for each of them. The next section introduces the two
FPGA boards that the soft processors were implemented on, one which includes a standard
Virtex-5 FPGA and another with a radiation-hardened FPGA. We then discuss the soft
processor designs that were implemented on these two boards. The soft processor designs
are introduced by first presenting a block diagram giving the generic base system common
to all of the soft processors, and then identifying how the final soft processor designs differ
from the base system. Finally, since the soft processors were all benchmarked running at the
same clock frequency on the standard Virtex-5 board, we explain how we account for differences in the soft processor clock frequencies and estimate the processors’ performance on the
radiation-hardened FPGA from the standard FPGA data to generate our final benchmarking
results.
3.1

Soft Processor Selection
A variety of soft processors have been produced by private companies, universities,

and non-profit organizations. These soft processors implement several different instruction
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set architectures, and they differ in complexity from simple microcontrollers to soft implementations of complex instruction set architectures such as x86 [29]. The soft processors
also differ widely in how they are configured and implemented, as well as in the IP modules
and software tools available for each of them.
With a number of different soft processors available for this study, the field was
narrowed by assessing the soft processors on a few qualities important for usability. First,
many of the soft processors available today are open-source or university projects that are
no longer active or are incomplete [30]. For this study we required working soft processors,
and we additionally sought ones that were either commercial products or had a large enough
user community to provide confidence that the processors would continue to be supported in
the future. Such continued support ensures the usefulness of our results. Second, a number
of processors currently available have no compiler support, which would have made porting
a collection of C benchmarks to the processors a formidable task. Compilers are essential
for general-purpose processors today, so soft processors without a working compiler were not
considered for this work. Finally, we also required soft processors that could be implemented
in Xilinx FPGAs.
After researching the soft processors currently available at little to no cost for academic users, we selected four soft processors for inclusion in this study: the MicroBlaze,
LEON3, Cortex-M0 DesignStart, and OpenRISC. We will explore the characteristics of each
of these soft processors in the next few sections, as well as comparing them with a rad-hard
processor, the RAD750.
3.2

Introduction to the Processors
This section will provide a brief introduction to the four soft processors and one hard

processor (the RAD750) selected for this study. The history of the processors and other
background information on each will be given. A detailed comparison of specific hardware
features in each processor can also be found in Appendix B.
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MicroBlaze
The MicroBlaze is a 32-bit soft processor developed by Xilinx for use on their FPGAs.
This processor was first introduced in 2001, but since that time it has gone through numerous
revisions to add additional hardware features and instructions [31]. These additional features
include a floating-point unit in 2005 [32], a memory management unit in 2007 [33], and a
branch target cache in 2010 [34]. Over the years the MicroBlaze has become very popular,
as may be evidenced by a number of efforts to produce open-source clones of this processor
[35, 36].
For this work we used MicroBlaze version 8.20a. This is the standard MicroBlaze
version that comes with the Xilinx 13.2 tools, which were used to implement all of the soft
processor designs.
Hardware and software development for the MicroBlaze can be performed using the
programs Xilinx Platform Studio and Xilinx Software Development Kit provided with Xilinx
ISE.1 Xilinx Platform Studio comes with a large number of MicroBlaze-compatible IP cores
for creating embedded systems, such as memory controllers, timers, and UART modules.
Xilinx Software Development Kit can then be used to generate a custom C library adapted
for a specific hardware system created with Xilinx Platform Studio, automatically creating
helper functions for accessing and controlling MicroBlaze peripherals.
As a soft processor with a variety of hardware features and development tools directly
available from an FPGA vendor, the MicroBlaze has much to offer potential users. These
qualities make it an important addition to our study of soft processors.
LEON3
The LEON3 is a 32-bit soft processor developed by Aeroflex Gaisler that implements
the SPARC V8 instruction set [37]. It is the third processor developed from the original
LEON project, a European Space Agency program started in 1997 with the goal of producing
a high-performance processor for space systems [38]. The original LEON and its successors,
the LEON2 and LEON3, have all been made available in a standard and a fault-tolerant
1

Users working with Virtex-7 and newer FPGAs should use the new Vivado Design Suite instead of these
tools we used.
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version. The VHDL for the standard versions of these processors is free for non-commercial
use, while the fault-tolerant versions remain commercial products. The fault tolerant LEON2
and LEON3 were each made into rad-hard custom processors in 2002 and 2004 respectively,
although their fault-tolerant versions can be implemented in a FPGA as well [37, 39]. In
2010, Aeroflex Gaisler introduced the LEON4 as a follow-up design to the LEON3, but as
yet this new processor is not freely available for academic use [40].
As use of the LEON processors grew, so did interest in using them in a system-onchip environment. This led to the creation of GRLIB, a IP core library which includes the
LEON3, a number of compatible peripherals, and some example SoC designs for different
FPGA boards [39]. We used GRLIB version 1.3.4 as the IP library for our LEON3 designs,
but we also included an updated floating-point unit (GRFPU) that became available in
version 1.3.7.
Aeroflex Gaisler provides LEON3 users with a number of hardware and software
development tools on its website. Hardware designs may be created for the LEON3 by either
editing the source VHDL directly or by using a simple GUI program provided in GRLIB. The
completed VHDL is then synthesized and implemented using a standard FPGA tool flow.
Software development for the LEON3 is done using a GCC toolchain that can be obtained
either on its own or built into a special version of the Eclipse IDE. The toolchain includes
a version of the Newlib C library with driver code for various peripherals in the GRLIB IP
library.
The LEON processors have been employed in a variety of space applications as both
rad-hard custom processors and in FPGAs [41, 42]. Including the LEON3 in this study will
thus provide a useful comparison with a processor architecture that has seen substantial use
in the space environment.
Cortex-M0 DesignStart
The Cortex-M0 DesignStart is a 32-bit ARM soft processor that implements the
ARMv6-M instruction set architecture. It is an academic version of a commercial ARM
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processor, the Cortex-M0, with a more limited feature set.2 The commercial Cortex-M0
was announced in 2009, with the Cortex-M0 DesignStart following a year later [43, 44].
The original 2010 Cortex-M0 DesignStart (referred to in the documentation as version r0p000rel0) remains the current version of the processor today.
The Cortex-M0 DesignStart is so named because the soft processor is freely available
after obtaining a license agreement through ARM’s DesignStart program. The Cortex-M0
DesignStart is delivered as obfuscated, gate-level Verilog code that prevents the user from
changing the processor configuration [45].
The differences between the full Cortex-M0 and the Cortex-M0 DesignStart may be
summarized as follows:
1. The number of interrupt inputs to the processor is fixed at 16, instead of being selectable from 1 to 32
2. Hardware debug support is not present
3. No options for low power configuration are available
4. The low-area 32-cycle multiplier is always used, instead of allowing a choice between
the low-area multiplier and a high-performance single-cycle multiplier [46]
Despite these significant limitations of the Cortex-M0 DesignStart when compared
with its commercial counterpart, the Cortex-M0 DesignStart remains fully software compatible with the commercial version [45].
Hardware development tools are more limited for the Cortex-M0 DesignStart than
for the other processors in our study. A basic set of compatible IP and some example SoC
designs using them (called the Cortex-M0 DesignStart Embedded Development Kit) can be
obtained from the ARM website. Hardware designs are created by hand, using one of the
example SoCs as a starting point. Some instructions are also supplied with the IP library
that provide guidance on how to create new peripherals compatible with the processor.
2

In the remainder of this work we may refer to the Cortex-M0 DesignStart from time to time as simply
the Cortex-M0. This practice is simply for brevity, and is not meant to indicate that a different version of
the Cortex-M0 processor was used at any point in this study.
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Although no debugger is available for the Cortex-M0 DesignStart, a full IDE, Keil
µVision,

has been created that supports all Cortex-M series processors. Keil µVision comes

with an evaluation version of the ARM compiler toolchain which is fully functional but limits
the size of executables the user can produce.
While more limited in a number of ways than the other processors in this study, the
Cortex-M0 DesignStart nevertheless is lightweight and represents a class of processors not
often implemented on FPGAs in the past. This work will provide the first performance
evaluation of this unique processor.
OpenRISC 1200
The OpenRISC 1200 is an open source soft processor developed and maintained by an
organization known as OpenCores. Originally conceived by Slovenian students in 1999 [47],
the OpenRISC project has now expanded to include not only the original processor, but a
number of different subprojects focusing on new processor implementations, system-on-chip
designs, and software support. The OpenRISC has been used as the basis for a number of
commercial products, such as the BA12 ASIC processor released by Beyond Semiconductor
in 2007 [48, 49]. More recently, a fault-tolerant version of the OpenRISC on a FPGA was
launched into space as part of NASA’s TechEdSat satellite in 2012 [50].
Due to its open-source development, there are several system-on-chip projects that
all use the main OpenRISC code base as their foundation. These projects vary widely in
the peripherals, development tools, and documentation they provide. For this work we
selected an OpenCores system-on-chip project called MinSoC (short for Minimal OpenRISC
System-on-Chip) for our OpenRISC implementation. MinSoC has the distinct advantage of
being very well-documented while still being compatible with the latest OpenRISC release,
allowing us to test the processor’s current performance capabilities. MinSoC also includes a
helpful makefile system that enables the user to synthesize and implement FPGA designs for
the OpenRISC without the need to manually create an ISE project out of the large number
of Verilog source files.
Software development for the OpenRISC is accomplished using a GCC toolchain
provided in the OpenRISC repository. A port of the Newlib C library is included with
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the toolchain that many standard C functions and some driver code specific to OpenRISC
hardware.
To obtain the hardware and software for the OpenRISC, we used an install script
from MinSoC that gathered files from a number of repositories. The subversion revisions we
used for the different hardware modules were revision 865 for the or1200 (the main processor
code), 175 for the MinSoC system-on-chip, 45 for the adv debug sys debug support unit,
and 106 for the uart16550 UART module. The software repository revision numbers are
provided together with version information for the other soft processors in Appendix D.
The commercialization of the OpenRISC and its subsequent use on a space mission
demonstrate the potential for fully open-source hardware designs to offer a low-cost alternative to standard processor IP. Measuring the performance of the OpenRISC will provide
insight into the differences between commercial and open-source soft cores.
RAD750
The RAD750 is a popular processor for use in space and other high-radiation environments. This processor, developed in 2001 by BAE Systems, is a radiation-hardened
version of the commercial PowerPC 750 [51]. Although used in space missions since 2005 [4],
as recently as 2011 the RAD750 was considered the ”state-of-the-art” in radiation-hardened
processors [52].
To date, two generations of the RAD750 have been created. The original RAD750
was built on 250 nm technology and operated at a maximum clock frequency of 133 MHz.
The second generation RAD750, built on 180 nm technology, raised the maximum clock
frequency of the processor to 200 MHz, reduced power consumption by about a third, and
raised the maximum radiation dose the processor could withstand [53]. It is this second
generation RAD750 that we seek to compare with our soft processors.
The RAD750 architecture is identical to that of the PowerPC 750, which is a 32bit implementation of the PowerPC instruction set architecture. [53]. Without a RAD750
available for benchmarking testing, we measured the performance of a PowerPC 750 and
then used those results to estimate the performance of the RAD750. The method used for
estimating RAD750 performance will be presented in Section 3.5.
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Benchmarking experiments for the PowerPC 750 were performed using a 1999 iMac
G3 computer, which employs a PowerPC 750 as its CPU. A picture of this computer is given
in Figure 3.1. Table 3.1 reports some of the basic features of this particular iMac model.
The features that we could not determine directly through the system information accessible
with Mac OS 9 were gathered from an online resource on Macintosh computer models [54].

Figure 3.1: The iMac G3 Computer, Containing a PowerPC 750 Processor

Table 3.1: iMac G3 Specifications

iMac Feature
Processor
Processor Speed
L1 Cache Size
L2 Cache Size
RAM Type
RAM
Hard Drive Size
Operating System
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Description
PowerPC 750
333 MHz
64 KB
512 KB
PC66 SDRAM
32 MB
6 GB
Mac OS 9.2

Software development for the PowerPC 750 model was performed using a program
called Macintosh Programmer’s Workshop. This is a development environment for Macintosh
computers that comes with a C compiler called MrC. Macintosh Programmer’s Workshop
also includes a variety of software libraries that enable a user to run simple text-based
programs on iMacs that lack a command line prompt. More information on these software
tools is available in Section 4.3.2 and Appendix D.
With its long history of space missions, the RAD750 is well-known in the space
community. Estimating its performance with our experiments on the PowerPC 750 will
provide an important addition to this study, allowing us to compare current soft processor
performance against a widely-used, traditional rad-hard processor.
3.3

FPGA Boards
The five processors described in the previous section were implemented on two differ-

ent Xilinx FPGA boards during the course of our research: a commercial ML509 board and
a custom board called the Xilinx Radiation Test Consortium Virtex-5QV board, hereafter
referred to as the XRTC board. We will briefly discuss the features of each of these boards.
ML509 Board
The ML509 is a Virtex-5 FPGA development board sold by Xilinx. This generalpurpose FPGA board, pictured in Figure 3.2, includes a large number of accessories that
facilitate the creation of a wide variety of embedded systems. At the heart of the ML509
is a Virtex-5 XC5VLX110T, a standard commercial FPGA. The Virtex-5 is connected to
several external memories, including a 9 MB ZBT synchronous SRAM and a 256 MB DDR2
SO-DIMM. In addition to the memories, the board also boasts an assortment of interfaces for
connecting to other hardware, including Ethernet PHY, stereo line-in and line-out, RS-232,
VGA, PS/2, USB, and PCIe. A standard JTAG interface is also provided for configuring
the Virtex-5 FPGA.
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Figure 3.2: ML509 FPGA Development Board

XRTC Board
The XRTC board is a custom FPGA board produced by the Xilinx Radiation Test
Consortium for conducting experiments to test the reliability of a radiation-hardened Virtex5QV FPGA. As depicted in Figure 3.3, the XRTC board consists of three main parts: a device
under test or DUT board, a motherboard, and a PROM board. The DUT board contains the
radiation-hardened Virtex-5QV to be tested, as well as some simple push buttons and LEDs
for debugging FPGA designs. The DUT board connects to the underlying motherboard,
which supplies power to the two other boards and contains two commercial FPGAs that
can be used to configure the DUT FPGA and monitor it for radiation-induced upsets. The
PROM board contains a number of PROMS that together hold a bitfile for the DUT FPGA,
allowing for rapid reconfiguration when upsets are detected in the DUT FPGA during testing.
Role for Each Board
The ML509 board was used for all of our soft processor performance benchmarking
experiments. Three features of this board made it particularly useful for soft processor
testing. First, as mentioned previously, the board contains a number of external memories
connected to the FPGA. This permitted us to measure the performance of the MicroBlaze
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Figure 3.3: XRTC Board with (a) DUT Board, (b) Motherboard, and (c) PROM Board

and LEON3 (the two soft processors with a SRAM controller IP core easily available) when
program data was stored both BRAM and external to the FPGA. Second, a variety of
push buttons, switches, LEDs, and other useful peripherals made debugging soft processor
designs on this board easier. Third, unlike the V5QV FPGA on the XRTC board, the ML509
board’s FPGA is supported by the LEON3 debugger program, GRMON. Without GRMON,
initializing FPGA BRAMs correctly with a LEON3 binary becomes a much more involved
process. These features and conveniences of the ML509 board made it an ideal platform for
benchmarking the soft processors.
Instead of soft processor benchmarking, the XRTC board was used for fault injection
experiments on our soft processor to determine the radiation sensitivity of each design. The
XRTC board has all of the needed support hardware for conducting these experiments, and
a soft processor implemented in the radiation-hardened Virtex-5QV included on this board
is the technology this work aims the evaluate. The results of fault injection with the XRTC
board will be combined with the benchmarking data from the ML509 board experiments to
create a combined metric for performance and radiation sensitivity later in Chapter 6.
Since the ML509 board contains a commercial Virtex-5 LX110T instead of the radiationhardened Virtex-5QV we are primarily interested in studying, the benchmark scores obtained
using the LX110T were used to estimate the performance of the soft processor designs as
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implemented in the V5QV. The method used for obtaining these estimated benchmark scores
will be described in Section 3.6.
In this section we have introduced the FPGA boards on which the soft processors in
our study were implemented and the purpose of each board. We will next discuss the actual
soft processor designs themselves and how they were created.
3.4

Soft Processor System-on-Chip Designs
To measure the benchmark performance of the four soft processors on the ML509

board, a set of system-on-chip designs were created for each soft processor that included
all of the hardware necessary to run the benchmark programs, time their execution, and
report the final benchmark scores. These system-on-chip designs will be explained in two
steps. First we will describe the base system-on-chip design from which the full set of designs
for each processor was created. This will be done at a high level, detailing the purpose of
each hardware module without delving into the differences between the base designs for the
different soft processors. Second, we report what characteristics of the base design were
changed to create the final set of system-on-chip designs for the processors and define a
naming convention used to identify a particular design throughout the remainder of the
thesis.
Our discussion here stays at a high level and does not delve into the actual hardware
options chosen for each soft processor to configure them for high performance. However,
a comprehensive listing of the configurable options for each soft processor, along with the
settings we chose for each of them, is given in Appendix A
3.4.1

Base System-on-Chip Design
Figure 3.4 gives the generic block diagram followed in creating base system-on-chip

designs for each soft processor. In addition to the soft processor itself with its caches and
FPU, five other modules are included in the design: a BRAM block, a timer, a UART, a
debug module, and a clock generator.
The BRAM block stores the benchmark programs for the soft processor to execute.
In compiling the first two of the benchmarks (Dhrystone and Whetstone) for the various
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Figure 3.4: Block Diagram of the Base System-on-Chip Design for a Soft Processor

processors, we discovered that 128 KB of memory was required to hold the benchmark
programs. This memory constraint ensured that all of our system-on-chip designs included
at least 128 KB of memory. The only SoC design to use more than 128 KB of on-chip memory
was the SoC for the OpenRISC, since for some benchmarks 128 KB was not enough to hold
the benchmark program with a heap and stack large enough for the processor to execute the
program correctly. The extra memory is needed due to the bulky startup and system call
functions from the OpenRISC Newlib library, which are meant to support reentrant software
and operating systems.
The timer is used to determine the time taken by the soft processor to complete
each benchmark. All of the soft processor timer modules could be incremented either every
processor clock cycle or every other processor clock cycle, providing a high-resolution cycle
count for the benchmark runtimes. However, incrementing these timers so often also required
that we handle timer overflow on longer benchmarks. Timer overflow was handled by using
an interrupt routine to increment a variable added to the benchmark code to keep track of

27

the number of times the timer rolled over. This variable was then used when the benchmark
completed to calculate the benchmark’s full runtime. For a discussion on how the soft
processor timers were configured, as well as the calculation of a bound on the error introduced
by handling overflow and the overhead in starting and stopping the timer, see Appendix C.
The UART module was used to collect the output from each benchmark program
and the processor’s score on the benchmark. Since transmitting messages over UART took
many soft processor clock cycles to perform, text output from the benchmarks during their
timed portion was removed so the overhead from the UART would not be included in the
benchmarks’ runtimes.
When available for the processor, a debug module was included to support communication with the soft processor’s software debugger. The debuggers were used to both load the
benchmark programs into the processors’ memories and to start the programs. The debug
modules remained idle while the benchmarks ran and did not add overhead to benchmark
execution.
All processors also included a clock generator to convert the 100 MHz clock on the
ML509 board into a 50 MHz clock for the soft processors to use. While the use of a standard
50 MHz clock for the soft processor benchmarking designs simplified their implementation,
it is not the maximum frequency of the designs. Using this lower clock rate introduces an
artificial limit on the soft processors’ performance. We account for the performance difference
introduced by running the soft processors at a frequency lower than their maximums in our
final benchmark results. We will discuss how this performance difference is accounted for in
Section 3.5.
Although each soft processor’s base system-on-chip design was created according to
the block diagram given in Figure 3.4, differences between the soft processors necessitated
some adaptations specific to each of them. A more detailed description of the base systemon-chip design for each soft processor that identifies these adaptations is given in Appendix
I.
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3.4.2

Final Designs
Modified copies of the base system-on-chip design for each soft processor were made

to create the final set of soft processor designs for benchmarking. Each processor’s set of
designs allowed us to test the performance of the soft processors under different memory
constraints. All final designs for each processor are identical to that processor’s base systemon-chip design except for three variables:
1. The type of memory used to store the benchmark programs (designs could either use
on-chip BRAM blocks or the external SRAM provided on the ML509 board)
2. The size of the processor’s caches (for simplicity, separate data and instruction caches
were always kept the same size)
Tables 3.2 and 3.3 present the final soft processor designs using BRAM and SRAM for
program memory, respectively. For soft processors that could use caching with a particular
memory configuration, cache sizes were incremented between designs by powers of 4 from 4
KB to 64 KB. The memory and cache combinations that were not used are missing for the
following reasons:
1. SRAM controllers were only obtained for the MicroBlaze and LEON3, and therefore
the Cortex-M0 and OpenRISC have no SRAM designs.
2. The Cortex-M0 cannot be configured with caches, so only a cacheless design was created
for this processor.
3. The maximum cache size for the OpenRISC is 32 KB, and thus it has no 64 KB cache
design.
4. The MicroBlaze does not use caches when running programs from on-chip BRAM since
its BRAM-based memory blocks offer memory accesses just as fast as if caches had also
been implemented in BRAM [55]. Thus, only a single, cacheless MicroBlaze BRAM
design was needed.
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Table 3.2: BRAM Soft Processor Designs

Design Name
MB0
LB0
LB4
LB16
LB64
CB0
OB0
OB4
OB16

Soft Processor
MicroBlaze
LEON3
LEON3
LEON3
LEON3
Cortex-M0
OpenRISC
OpenRISC
OpenRISC

Program Memory
BRAM
BRAM
BRAM
BRAM
BRAM
BRAM
BRAM
BRAM
BRAM

Caches (1-Way)
None
None
4 KB
16 KB
64 KB
None
None
4 KB
16 KB

Table 3.3: SRAM Soft Processor Designs

Design Name
MS0
MS4
MS16
MS64
LS0
LS4
LS16
LS64

Soft Processor
MicroBlaze
MicroBlaze
MicroBlaze
MicroBlaze
LEON3
LEON3
LEON3
LEON3

Program Memory
SRAM
SRAM
SRAM
SRAM
SRAM
SRAM
SRAM
SRAM

Caches (1-Way)
None
4 KB
16 KB
64 KB
None
4 KB
16 KB
64 KB

These tables also introduce a naming convention for the soft processor designs which
will be used throughout the remainder of this thesis to identify a particular design. As
illustrated in the tables, designs will be referred to using a three part code, with two letters
and a final number. The first letter (M, L, C, or O) is the first letter of the name of the soft
processor implemented in the given design: MicroBlaze, LEON3, Cortex-M0, or OpenRISC.
The second letter (B or S) designates whether the soft processor in the design uses BRAM or
SRAM memory to store benchmark programs. The final number (0, 4, 16, or 64) represents
the size in kilobytes of the soft processor’s instruction and data caches in the design, with
0 indicating that caches were not included in the design at all. As an example of how this
code is used, the design MB0 is the design for the MicroBlaze running programs from BRAM
with no caching, while the design LS64 is the design for the LEON3 running programs from
external SRAM using 64 KB BRAM instruction and data caches.
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3.5

Accounting for Processor Maximum Frequencies
As noted in Section 3.4.1, all soft processor designs ran on a 50 MHz clock during

benchmark testing. While this standard clock frequency simplified hardware development,
all of the soft processors were able to run at higher clock rates on the Virtex-5 LX110T
FPGA used in these experiments. The performance boost that the soft processors would
experience when running at their maximum clock frequencies must be determined in order
to measure the true performance limits of our soft processors.
To determine the soft processors’ benchmark scores when running at their maximum
frequencies, we first found the maximum frequency of each design by placing and routing the
designs repeatedly with tighter and tighter timing constraints until no improvement in the
maximum frequency was achieved. A more detailed description of our method for finding
the designs’ maximum frequencies, including the specific tool options used in the placement
and routing runs, is given in Appendix K.
After obtaining the maximum frequencies for the soft processor designs, we then used
these maximum frequencies to create a scaling constant for each design, which we refer
to as a performance multiplier. A design’s performance multiplier is the ratio between its
maximum clock frequency and the 50 MHz test clock frequency. To estimate a soft processor’s
performance at its maximum clock frequency, the actual benchmark score recorded at 50 MHz
is adjusted by multiplying it by the soft processor design’s performance multiplier, as given
in Equation 3.1:

Adjusted Score = (Raw Score @ 50 MHz)(Performance Multiplier)
= (Raw Score @ 50 MHz)

(Maximum Clock Frequency)
.
(50 MHz)

(3.1)

Adjusting the benchmark scores to account for the maximum clock frequencies of
the soft processor designs in this manner is a valid approach as long as we can assume
that soft processor performance increases linearly with an increase in the processor’s clock
frequency. Since all of our processors have a single pipeline, this is a safe assumption to make
when only FPGA resources are used. However, it was unclear whether the soft processor
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designs that ran programs from external SRAM could exhibit the same linear increase in
performance. To test this assumption, the MicroBlaze MS0 design was implemented at its
maximum clock frequency, and the Dhrystone benchmark was run on this faster version of
the design. We found that the performance of the MicroBlaze MS0 design at its maximum
clock rate corresponded exactly to the score we calculated with the design’s performance
multiplier. Since the MS0 design has the highest maximum clock frequency of any SRAMbased soft processor design, this experiment confirms that the use of external SRAM by
our soft processors will not inhibit the linear growth in their benchmark performance with
increasing clock frequency.
This method for scaling the soft processor benchmark scores according to their maximum clock frequencies was also used to estimate the performance of the RAD750. Since
the RAD750 and PowerPC 750 have identical architectures, performance will differ between
them linearly based on their clock frequencies. We estimated the RAD750 benchmark scores
by multiplying the original scores for the PowerPC 750 by a performance multiplier consisting of the ratio of the RAD750 maximum frequency (200 MHz) to the PowerPC 750
maximum frequency (333 MHz). The RAD750 is advertised as being capable of achieving
Dhrystone performance greater than 400 DMIPS [4], and with our estimation method, we
obtain a Dhrystone score for the RAD750 of about 393 DMIPS, which is just slightly below
the advertised value.
Table 3.4 presents the maximum clock frequencies, performance multipliers, and the
LUTs and registers consumed for each of the final soft processor designs implemented on the
Virtex-5 LX110T. These values come from the Xilinx place and route reports for each soft
processor design when placed and routed at the design’s maximum clock frequency.
A review of the maximum frequencies in Table 3.4 indicates that there are sharp maximum frequency differences between the soft processors. The MicroBlaze has a considerable
advantage over all three of its competitors with the MB0 design a full 51 MHz higher than
the next highest processor (the Cortex-M0 at 76.911 MHz). The MicroBlaze SRAM designs
also have a similar advantage over the SRAM designs for the other processors. Although
the Cortex-M0 comes in second place for clock frequency, its lead over the LEON3 is a mere
0.035 MHz. It is surprising that the Cortex-M0 has as small a lead as it does given how
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Table 3.4: Soft Processor Design Information for the LX110T

Design
Name
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

Maximum
Clock
Frequency
(MHz)
128.337
120.019
120.019
120.019
120.019
76.876
76.652
76.876
76.876
76.840
76.640
76.517
76.225
76.911
68.880
63.484
63.731

Performance
Slices
Multiplier
2.567
2.400
2.400
2.400
2.400
1.538
1.533
1.538
1.538
1.537
1.533
1.530
1.525
1.538
1.378
1.270
1.275

1548
2029
2269
2161
2214
5419
5349
5415
5569
5723
5571
5671
5828
1354
3220
3464
3354

LUTs

Registers

3899
4304
4444
4445
4448
15089
15632
15617
15640
15395
16038
16069
16119
3866
8949
9421
9384

3223
3870
4058
4067
4066
5532
5622
5626
5630
5706
5846
5854
5862
1044
3439
3492
3494

much smaller this processor is than the LEON3 (the smallest LEON3 design, LB16, has
nearly four times as many slices as the CB0 design). However, the obfuscated Verilog for
the Cortex-M0 makes the critical path recorded in the CB0 design’s timing report difficult
to understand. Both the Cortex-M0 and LEON3 together have about a 8 MHz lead over
the fastest OpenRISC design, making it the slowest of the soft processors. The OpenRISC
designs require 256 KB of BRAM instead of the typical 128 KB, which contributes to the
lower clock frequency. Adding BRAM caches makes routing all of the BRAMs harder still,
leading the OB4 and OB16 designs to drop about 5 MHz in maximum frequency from the
OB0 design.
As with clock frequency, there are also distinct differences between the soft processors
in the number of slices each consumes. The Cortex-M0 is the smallest of all of the soft
processors, with its CB0 design at only 1354 slices. The MicroBlaze BRAM design is only
194 slices larger at 1548 slices, but its SRAM designs are all at least 675 slices larger due
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to the added SRAM controller. The OpenRISC comes third in area with 3346 slices on
average, while the LEON3 far exceeds any other processors at 5415 slices in its smallest
LB16 design. These results demonstrate that while the number of FPGA slices consumed
can be a contributing factor to a low maximum frequency, the logical structure of a soft
processor design plays a much larger role in determining the maximum clock rate.
3.6

Estimating Soft Processor Performance on the V5QV
In Section 3.3, we indicated that the ML509 board used for the soft processor bench-

marking experiments has a commercial Virtex-5 FPGA, the LX110T, instead of a radiationhardened V5QV. As the primary goal of this work is to compare the performance of the
RAD750 with the performance of soft processors implemented in a radiation-hardened V5QV
FPGA, the benchmark scores obtained using the LX110T were used to estimate the performance of the soft processors on the V5QV.
The method used for estimating the soft processors’ benchmark scores on the V5QV
is very similar to the method presented in Section 3.5 for scaling the benchmark scores for the
LX110T according to the maximum frequency of each processor design. First, the maximum
clock frequency for each soft processor design on the V5QV was found by repeatedly placing
and routing the soft processor designs on that FPGA. Next, a performance multiplier for
each V5QV design was calculated by dividing the maximum clock frequency of the V5QV
design by the 50 MHz test clock used on the LX110T. The benchmark scores obtained on
the LX110T at 50 MHz were then multiplied by the performance multipliers for the V5QV
soft processor designs to obtain the final V5QV benchmark scores. Estimating the V5QV
benchmark scores in this way assumes that the benchmark performance per MHz on the
LX110T is the same as that on the V5QV. This is reasonable because the LX110T and the
V5QV are both Virtex-5 FPGAs and the LX110T is a similar part to commercial version of
the V5QV, the FX130T [27].
As we ported the soft processor designs to the V5QV, we ran into two different errors
that initially prevented us from implementing the designs on this FPGA. We provide details
on the errors we encountered and how to resolve them in Appendix J
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Table 3.5 presents the maximum clock frequencies, performance multipliers, and the
LUTs and registers consumed for each of the final soft processor designs implemented on
the V5QV. These values, like those in Table 3.4, are from the place and route reports for
the soft processor designs after being placed and routed at their maximum clock frequencies.
An additional column is also included which gives the maximum frequency of the soft processor designs implemented on the V5QV as a percentage of these designs’ maximum clock
frequencies when implemented on the LX110T.

Table 3.5: Soft Processor Design Information for the V5QV

Design
Name
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

Maximum
Clock
Frequency
(MHz)
97.286
103.972
97.838
99.960
96.219
68.606
63.383
65.492
64.612
67.218
64.300
63.460
64.205
62.340
48.797
43.900
42.983

Percentage
of LX110T Performance
Slices
Multiplier
Maximum
Frequency
75.81
1.946
1798
86.63
2.079
1654
81.52
1.957
2047
83.29
1.999
2189
80.17
1.924
2208
89.24
1.372
6172
82.69
1.268
6847
85.19
1.310
6274
84.05
1.292
6798
87.48
1.344
5944
83.90
1.286
6740
82.94
1.269
7420
84.23
1.284
7369
81.05
1.247
1417
70.84
0.976
3373
69.15
0.878
3782
67.44
0.860
4021

LUTs

Registers

4121
4483
4882
4896
4901
18280
18878
18870
18945
18568
19306
19318
19390
3907
9079
9522
9525

3234
3846
4048
4049
4048
5669
5754
5762
5766
5859
5998
6003
6014
1049
3451
3508
3508

When we compare the maximum frequencies of the soft processors on the V5QV with
their maximum frequencies on the LX110T, we find that the V5QV maximum frequencies are
about 10%-30% lower depending on the particular processor. The MicroBlaze, LEON3, and
Cortex-M0 all have V5QV maximum frequencies about 80%-85% of those on the LX110T,
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with the designs without BRAM caching generally doing a little bit better. The only exception to this trend is the MB0 design, with a V5QV maximum frequency only 75.81% of the
LX110T frequency. We also see that the OpenRISC does significantly worse than the other
soft processors, reaching only 67%-71% of its maximum frequencies on the LX110T.
The explanation for both the low MB0 and OpenRISC maximum frequencies on the
V5QV appears to be the large number of BRAM blocks in these designs. Consider the
BRAM blocks used in each V5QV design in Table 3.6. We see in this table that the MB0
design requires 33 32-KBit BRAMs, while the MS0, MS4, and MS16 designs require only
3, 7, and 13, respectively. It is only when we reach the MS64 design that the number of
BRAMs required exceeds that for the MB0 design at 37, and the MS64 design is slower than
the MB0 design as a result of the 4 extra BRAMs. The need to include so many BRAMs
spreads out the MB0 design (note that Table 3.5 indicates it actually consumes more slices
than the MS0 design, but the MS0 design has more LUTs and registers), which increases
the routing delays between different parts of the system.

Table 3.6: BRAM Blocks in the Soft Processor
Designs for the V5QV

Design Name
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

18 KBit 32 KBit
BRAM BRAM
0
33
0
3
0
7
0
13
0
37
1
36
3
38
11
36
38
36
1
4
1
4
12
4
41
4
0
32
70
0
68
3
72
10
36

Similarly, the 256 KB BRAM memory of the OpenRISC requires many more BRAMs
for the OpenRISC designs than for any other soft processor design except LB64, slowing them
significantly. The timing report for the LB64 design, however, indicates that the critical path
in that design is in the LEON3’s FPU, and not in BRAM paths like the OpenRISC designs.
This may be because the BRAM blocks for the LB64 design are nearly evenly split between
18-KBit and 32-KBit blocks while the OpenRISC almost exclusively uses 18-KBit blocks for
its memories.
In Table 3.5 we also see that the V5QV designs follow the same trend as the LX110T
designs in the number of slices each consumes. As with the LX110T, the Cortex-M0 is
the smallest soft processor (now at a slightly larger 1417 slices), followed closely by the
MicroBlaze with its MB0 design at 1798 slices. The OpenRISC is the third largest soft
processor with a mean of 3725 slices consumed in each design, followed by the LEON3,
which remains the largest soft processor with 6696 slices on average in each design.
The only major difference between slice counts for the V5QV and LX110T designs is
that the V5QV designs are generally a little larger. Table 3.7 presents a comparison of the
number of slices consumed by the soft processor designs on the LX110T and V5QV, giving
the number of slices for the V5QV designs as a percentage of the LX110T slice counts.
The table indicates that most of the soft processor designs grew larger on the V5QV, from
anywhere between 1% to 31% depending on the specific design. However, contrary to this
general trend, two of the MicroBlaze SRAM designs actually decreased in size by about 10%
(MS4) and 20% (MS0), respectively. These differences in slice count between the two FPGAs
may be due to the different Xilinx tool versions used to implement the designs.3
This chapter has introduced the four soft processors and the RAD750 radiationhardened processor chosen for this study, as well as the FPGA designs created for benchmarking each soft processor. High-performance features of each soft processor have been
included in the various designs, allowing us to evaluate the upper limit on performance for
each processor and compare the soft processors to each other and the RAD750 at their best.
The soft processors were implemented on both a Virtex-5 LX110T and a Virtex-5QV FPGA
3

While the Xilinx 13.2 tools were also used with the V5QV, a special edition of this software was made to
implement designs for the V5QV and other radiation-hardened FPGAs that is not available to the general
public.
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Table 3.7: Soft Processor Design Slices on the
LX110T and the V5QV

Design
Name
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

LX110T
Slices

V5QV
Slices

1548
2029
2269
2161
2214
5419
5349
5415
5569
5723
5571
5671
5828
1354
3220
3464
3354

1798
1654
2047
2189
2208
6172
6847
6274
6798
5944
6740
7420
7369
1417
3373
3782
4021

Percentage
of LX110T
Slices
116.15
81.52
90.22
101.30
99.73
113.90
128.01
115.86
122.07
103.86
120.98
130.84
126.44
104.65
104.75
109.18
119.89

to allow us to estimate the performance of the soft processors on the Virtex-5QV from the
results of benchmarking them on the LX110T. In comparing the soft processor designs as
implemented on each FPGA, we find that the V5QV designs display the same frequency and
area trends between the soft processors that we saw with the LX110T, but in general the
soft processors are slower and larger when implemented on the V5QV. With the maximum
frequency data from implementing the soft processors on the V5QV, we can estimate the
benchmark scores of the soft processors when running on that device and compare these
scores against the performance of the RAD750. We can then more fully evaluate the performance tradeoffs between these two kinds of processors and understand the appropriate role
for each in space missions.
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Chapter 4
Benchmark Programs
Key to the success of any study investigating the performance of soft processors is
not only the careful implementation of the processor hardware, but also the proper selection
and use of benchmark programs with which to test the processors. Without a collection of
benchmarks representing a diverse set of application domains, it is difficult to draw general
conclusions as to when one processor will perform better than another.
This chapter will discuss the benchmark programs we used, why they were chosen,
and how they were ported to and run on the soft processors and the PowerPC 750. The first
section outlines the criteria used in selecting the benchmarks for this study and identifies
the final set of benchmarks chosen. The following section gives a brief description of the
benchmarks, indicating the operations each is intended to test and explaining the units in
which scores for each benchmark are reported. The third section identifies what changes
were made to the benchmarks’ original code to port these programs to the processors and
measure their performance. The fourth section explains how the benchmarks were verified
for correctness once they were ready for testing. The final section outlines the procedure we
followed in running the benchmark programs and recording the results for each benchmark.
Although the software development tools (compilers, debuggers, etc.) we used in
preparing the benchmarks are not discussed here, information on these tools and how they
were used is given in Appendix D.
4.1

Criteria for Benchmark Selection
Benchmarks were selected for this work in order to obtain four desirable characteristics

in our final set of programs. First, benchmarks selected for this study were to be widely used.
This trait not only serves as a loose measure of a benchmark’s quality, but also allows others
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to more easily compare our results for soft processor performance against different machines
of interest. Second, we sought a diverse combination of benchmarks that together could
represent a wide variety of applications. Ensuring such diversity in our benchmarks helps
to achieve the goal of evaluating the current performance capabilities of soft processors in
general terms. Third, benchmarks were chosen that were easily portable to our processors.
Portability in this case encompasses several practical issues related to our soft processor
designs, such as being able to fit or scale the program to fit in FPGA BRAM, the ability
to run the program without an operating system, and the lack of any I/O routines not
supported by our processors’ C libraries. Fourth, benchmarks were chosen that were freely
available for academic use.
The final set of benchmarks chosen for this work includes ten different programs:
Dhrystone, two versions of Whetstone (both the single-precision and double-precision version), CoreMark, and six benchmarks from the MiBench benchmark suite: basicmath, bitcount, dijkstra, fft, qsort, and stringsearch. This collection of benchmarks has all of the
strengths given in our selection criteria. First, all of the benchmarks chosen have been used
in multiple studies, and some of the benchmarks (Dhrystone and the two versions of Whetstone) have been industry standards for years [56]. As well, the other seven benchmarks
are both associated with a well-regarded producer of benchmarks, the Embedded Microprocessor Benchmarking Consortium or EEMBC. CoreMark was created by this consortium,
and MiBench is essentially an open-source version of their EEMBC benchmark suite, which
has been widely used in benchmarking embedded systems [57]. Second, with one exception,
all of the benchmarks could be ported to all of the processors (bitcount included some C
library calls that the Cortex-M0 did not support), although in some cases the sizes of the
data structures were reduced to accommodate the small size of the soft processor memories.
Third, the benchmarks together test a large number of common operations, including integer and floating-point arithmetic, trigonometric calculations, sorting and searching, graph
traversal, string manipulation, branching, and state machine implementation. Finally, all of
the benchmarks used were available free of charge.
While this assortment of benchmarks has some significant strengths, there are some
limitations to the set as well. First, although the chosen benchmarks were selected to pro40

vide insight on processor performance in many application domains, they do not specifically
represent the kinds of programs typically used in space. However, gathering a representative
sample of benchmarks that imitate real space applications would prove difficult, as many
such programs are proprietary or not freely available. Second, several of the MiBench benchmarks we used had to have their data structures reduced in size to fit in our soft processors’
memories, which both reduced the workload on the processors and makes our results harder
to compare against other machines. Even so, these benchmarks all used nearly all available memory locations in soft processor RAM, which still provides a useful test of the soft
processors’ memory systems. Third, the Whetstone single-precision benchmark is the only
floating-point benchmark we used that does not use double-precision values as its primary
data type. Applications that require less precision or use smaller floating-point operands
for performance reasons may thus be underrepresented. Finally, the Dhrystone benchmark,
while still widely used, has fallen out of favor with some in the benchmarking community
today since the benchmark tests a limited set of operations and offers opportunities for the
compiler to optimize away sections of the code [58, 59]. We nevertheless include the Dhrystone benchmark due to the large number studies involving it and the opportunities this
presents for comparing our results with other processors.
Recognizing these limitations in our benchmark suite, we maintain that the programs
chosen nevertheless provide a large, diverse set of benchmarks that will provide a meaningful
measure of performance for our soft processors.
4.2

Introduction to the Benchmark Programs
This section provides some background information on each of the benchmarks chosen

for this study, identifying their major features and explaining how scores on each benchmark
are reported.
4.2.1

Dhrystone
Dhrystone is a benchmark for testing the integer performance of a processor. The

most recent version of this benchmark (2.1) was written in 1988 [13]. The benchmark was
created after conducting a survey of the typical mix of instructions in operating system,
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compiler, and other system-level software, and it is deliberately organized to reflect that
mix of instructions. The C version consists of 12 different subroutines, and includes such
operations as pointer and array access, simple arithmetic and logic, if statements, and string
operations [60].
Dhrystone scores are given in units of Dhrystone million instructions per second, or
DMIPS. While seemingly implicit in the name, DMIPS is not a unit representing the actual
number of instructions in the Dhrystone program completed by a processor per second.
Instead, 1 DMIPS represents the same performance on the benchmark as a VAX VMS
11/1750 processor, which was known to be a 1 MIPS machine [58]. This processor was
capable of running Dhrystone at 1757 Dhrystone iterations per second [61].
4.2.2

Whetstone
Whetstone is a benchmark used for measuring a processor’s floating point perfor-

mance, first published in 1976 [62]. Versions of Whetstone have been created for both single
and double-precision floating point. The code version we used for benchmarking is Version
1.2 of the double-precision benchmark, created in 1998 by Painter Engineering [63]. For
consistency, we used the same base code for our single-precision tests, but simply changed
all variable data types and floating-point constants to single-precision values. Although
Whetstone is the oldest benchmark in our study, it continues to be widely used even today
[64, 65, 66]. Throughout the rest of this work, we will refer to the double-precision version of
Whetstone as WhetstoneDP, and the single-precision version of Whetstone as WhetstoneSP
for clarity.
As with Dhrystone, Whetstone is designed to reflect a typical mix of instructions
rather than a realistic algorithm, but in the case of Whetstone the desired mix is for scientific programs rather than system-level code [62]. Whetstone consists of a series of loops,
each focusing on a particular set of operations. These operations include floating-point
arithmetic, trigonometric functions, array indexing, if statements, and a limited amount of
integer arithmetic. The loop iteration counts are weighted so as to achieve the proper mix
of instructions [60].
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Whetstone scores are given in units of Whetstone million instructions per second,
or WMIPS. As with Dhrystone, this unit is not representative of the actual number of
instructions completed in one second on the machine running the benchmark, but measures
performance relative to machines that are known to operate at 1 MIPS.
4.2.3

CoreMark
CoreMark is a synthetic benchmark that measures integer performance, developed by

the Embedded Microprocessor Benchmark Consortium (EEMBC) in 2009 [67]. This benchmark is intended as a replacement for Dhrystone, and it executes four different subprograms:
list searching and sorting, matrix operations, a state machine based on a series of numerical
inputs, and a cyclic redundancy check [68]. EEMBC maintains control over the source code
for CoreMark and provides the user with a set of run and reporting rules to ensure that
CoreMark scores are accurately reported. CoreMark also allows the user to choose where
to store the program data in memory. For our benchmarking, we always used the stack to
store program data.
CoreMark performance is reported in units of the same name as the benchmark (e.g.
15.6 CoreMark). A score of 1 CoreMark indicates that the machine completed one iteration
of CoreMark in one second. We will use the abbreviation CM for this unit throughout the
remainder of this work.
4.2.4

MiBench Benchmark Suite
The MiBench benchmark suite is a collection of 35 benchmark programs created

by the University of Michigan in 2001. Patterned after the popular EEMBC Benchmark
Suite, MiBench seeks to address the challenge of characterizing the performance of embedded
processors by providing a variety of benchmark programs that target six diverse application
domains: automotive/control, consumer devices, office automation, networking, security,
and telecommunications [69].
We chose a subset of six of these benchmarks to run on our processors. The main criteria for selecting benchmarks for the subset were how easily each benchmark could be adapted
for use on our processors and selecting a sample of benchmarks that included programs from
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as many of the application domains as possible. A number of MiBench benchmarks include
file I/O, which is not supported on any of the processors when running programs bare-metal.
Since the file I/O for some of the benchmarks consisted simply in copying data from the file
to form data structures before running the benchmark algorithm, we could simply write
these data structures and their initializations directly into the code and bypass the I/O routines. For other more complicated benchmarks however, this could not be done. A second
limitation of our processors is their limited memory. Since we are only using on-chip BRAM
or an external 9 MB SRAM to store programs, many of the benchmarks were too large or
had to be pared down to get them to fit.
Our final selection of MiBench programs includes the basicmath, bitcount, dijkstra,
fft, stringsearch, and qsort benchmarks. A detailed description of each algorithm is given in
the original MiBench paper [69].
The final set of MiBench benchmarks chosen, along with a brief description of each,
is given below. The selection includes benchmarks from four of the six application domains.
The excluded application domains include consumer devices and security. A number of the
MiBench benchmarks come in a ”large” and a ”small” version. In some cases, the designation
refers to the size of the data structures used, but in other cases it simply refers to the number
of iterations of the programs’ loops that are executed. We specify in the descriptions below
whether the large and small benchmark version was used when applicable.


basicmath: Performs simple floating-point calculations (solving cubic equations, degree to radian conversions, and square roots) that are not usually supported directly
in processor hardware. We used the small version of this benchmark.



bitcount: Counts the number of bits in an integer array using five different methods



dijkstra: Calculates the shortest path between every pair of nodes in a graph (represented as an adjacency matrix) by calling Dijkstra’s algorithm on each node. We used
the large version of this benchmark.



fft: Performs the Fast Fourier Transform and its inverse transform on an array



qsort: Quick sorts an array of strings. We used the small version of this benchmark.
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stringsearch: Searches for words in phrases with case insensitive comparison. We
used the large version of this benchmark.
The MiBench benchmark suite does not mandate that results for the benchmarks be

reported in any specific units. Popular units have included the elapsed time in seconds or
clock cycles to complete each program [70, 71]. We measured the performance of our six
MiBench benchmarks using the reciprocal of the time in seconds taken to complete each
benchmark, a unit we term benchmarks per second or BPS. BPS was chosen in order to
report the benchmark results in terms of throughput instead of latency. This maintains
consistency with the units used for other benchmarks.
4.3

Porting the Benchmarks to the Processors
All of the benchmark programs we used had their original source code modified in

order to port them to the soft processors and the PowerPC 750. The extent of the changes
differed greatly between the benchmarks. Some benchmarks required only the addition of
functions to time their execution, as well as a few printf statements to report the results.
Other benchmarks however required substantial edits in order to get data structures to fit
into the soft processors’ memories or to avoid the use of file I/O routines, which are not
supported on the soft processors when no OS is used.
The remainder of this section will provide a high-level overview of the kinds of code
changes we made in porting the benchmarks to the processors. A detailed description of
the changes made to specific benchmarks outside of those summarized here is available in
Appendix G.
Since the method for timing the benchmarks differed between the soft processors and
the PowerPC, a separate section on each method and the edits to the benchmark code we
made to implement it is included. A final section outlining the code changes unrelated to
benchmark timing is also provided.
4.3.1

Benchmark Timing for the Soft Processors
The benchmarks were timed on the soft processors using each processor’s hardware

timer module. Functionality was added to all benchmark programs to configure and control
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these timers. While some benchmarks came already equipped with mechanisms to time them
(such as the use of functions from time.h or times.h), others did not. If timing code was
already included in a benchmark, it was replaced with our timer code. The timer code we
added to the benchmarks performs the following functions:
1. Configure the hardware timer for timing the benchmark
2. Start and stop the timer
3. Get the current count in the timer count register
4. Handle timer overflow or underflow by interrupting the processor and incrementing an
overflow/underflow counter variable.
5. Calculate the elapsed time at the end of the benchmark in proper units using the timer
counts just before starting the timer and just after stopping the timer
Only half of the benchmarks in this study had a clearly defined timed portion around
which to insert our code to start and stop the timers. A timed section was chosen for the
other five benchmarks (basicmath, dijkstra, fft, qsort, and stringsearch) that included just
the main algorithm, excluding any preparatory code setting up global data structures and
the final reporting of the elapsed time. The specific location of the timed portion for each
benchmark, whether predefined or not, may be found in Appendix G.
In some cases, the benchmarks we used included printf statements during their timed
sections that provided status messages or some kind of error checking for the results. Since
our soft processors used UART modules to print these messages and UART communication
requires the processor to wait many clock cycles to send even a single character, including the
printf statements would have drastically lowered the benchmark performance of the processors. To solve this problem, printf statements during the timed portion of each benchmark
were controlled by a preprocessor ifdef statement, allowing the statements to be turned on
for verification purposes but keeping them off when the code was compiled for performance
benchmarking runs.
After removing these printf statements from the timed portions of the benchmarks,
we either added or modified additional printf statements some outside their timed portions
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to support our hardware timer control code. First, a printf statement was added to every
benchmark program before starting the timed portion to check that the hardware timer was
configured correctly by printing the value of its count register. Second, printf statements
were either added or modified in some cases after the timed portion of the benchmark to
report the results in different units than the raw output of the original benchmark. Variables
and #define statements were occasionally added to the benchmarks to support these unit
conversions.
4.3.2

Benchmark Timing for the PowerPC 750
Unlike the soft processors, we found that the iMac we used to obtain our PowerPC 750

scores did not give us easy access to the PowerPC’s hardware timer, so we used the timing
routines provided with Mac OS 9 to calculate the runtimes of the benchmarks instead of
writing our own lightweight code. Two main timing routines were available to us: times()
and Microseconds(). The times() function is the standard times.h C function, which returns
a pointer to a struct that can be used to determine the CPU time consumed by the calling
process and any child processes. The units for times() struct entries are given in 1/60ths
of a second. The Microseconds() function returns the number of microseconds that have
elapsed since system startup as a 64-bit integer. Microseconds(), unlike times(), does not
take different processes into account, but simply returns the wall clock time since startup.
While times() would have been the ideal timing function to use for our purposes, our shortest
benchmarks ran in less than 1/60th of a second, making Microseconds() necessary to get the
required time resolution. For consistency, we used Microseconds() to calculate the runtime
for all of the benchmarks, calling Microseconds() before and after the timed portion of each
benchmark and taking the difference between the two counts.
A number of steps were taken to minimize the error introduced by using Microseconds() in the multi-threaded Mac OS environment. First, benchmarking runs were completed
only after closing all other applications. Second, for benchmarks where the number of iterations performed is adjustable and the final score is the average number of iterations per
second, we ran the benchmarks for more iterations than for the soft processors. Finally, ten
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runs of each benchmark were performed and the minimum runtime was recorded as the final
score.
The Mac OS operating system also required a different method for displaying the
results of our benchmarking experiments than the UART output used for the soft processors.
Since Mac OS 9 has no command line shell, an application program with only text output
has nowhere to direct its output unless a display of some kind is created in the code. To
simplify the development of text-based applications, Macintosh Programmer’s Workshop
(the development environment for C code on the iMac) can be instructed to automatically
add a simple display window for program output to user programs. Applications compiled
in this way are called SIOW (Simple I/O Window) applications. We created SIOW versions
of all of the benchmarks to enable us to print their output and final scores.
The use of the SIOW interface with the benchmarks may lower the benchmark scores
of the PowerPC due to the overhead in creating, maintaining, and updating the display
window on the screen, but the use of a software interface for reporting our results such as
this is unavoidable given our PowerPC hardware platform. Furthermore, it is unclear how
much work is done with the display during the timed portions of each benchmark, especially
since no output is produced during them. Whether or not the SIOW overhead is significant,
more accurate benchmarking results for the PowerPC 750 can be obtained in future work
by using a PowerPC mounted on a simple development board and running the benchmark
programs without an OS.
4.3.3

Other Code Changes
The software changes we made beyond adding timer control code included a number

of modifications, all of which were necessary to adapt the benchmarks to our particular
hardware or to allow them to run without an operating system. While we provide an overview
of these modifications here, more detailed information on how each was applied to specific
benchmarks is given in Appendix G.
These software changes were accomplished in four major steps: removing arguments
to main(), removing file I/O, resizing data structures, and adding processor-specific configuration code. We will discuss each of these steps in the remainder of this section.
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First, the soft processor software libraries included no mechanism to allow passing
arguments to main() when running code with no operating system. Arguments to main()
in the original code were used to simplify the benchmarking process by allowing the user
to specify the number of iterations of the main loop to perform or to make similar kinds
of changes to the program’s execution. Since the arguments to main performed simple
selections in the benchmark code, their values were simply hard-coded in the final code for
our processors.
Second, complicated file I/O routines, such as fopen() and fclose(), were removed
from the benchmark code. When running programs without an operating system, the soft
processor libraries also have no support for an actual or virtual file system of any kind, and
thus standard C file I/O routines were not implemented. File I/O was used in the original
benchmark code to read input files containing the initial values to be used in constructing
data structures for the benchmarks. This file I/O was always accomplished in a preparatory
code section or loop prior to beginning the main benchmark algorithm, and thus it is not
included in the timed portion of the benchmarks. Since the data structure construction need
not be timed, we elected to remove these routines and replace them with initialized data
structures in the source code itself.
Third, once these pre-built data structures were in place so that the file I/O could
be removed, some of the benchmarks required smaller data structures than were originally
specified in order to fit the final executables in our soft processors’ BRAM memories. The
new, smaller data structures were created by selecting only a subset of the elements from
the beginning of the original data structures. For example, the final adjacency matrix used
in our version of the dijkstra benchmark included the first 80 rows and 80 columns of the
full 100x100 matrix. Similarly, one-dimensional data structures were truncated by removing
a certain number of elements off of the end of an array or list.
Fourth and finally, two of the soft processors, the MicroBlaze and the Cortex-M0
DesignStart, required specific snippets of configuration code to be added to the benchmark
programs in order to run any of them properly. For the MicroBlaze, the code snippet was
a special Xilinx-provided function called init platform(). init platform() accomplishes two
tasks: configuring the UART and enabling the caches (if caches are present in the design). For
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the other processors, these and similar tasks were accomplished by pre-compiled bootloader
code automatically added to the benchmark programs by the compiler. The code snippets
required for all benchmarks by the Cortex-M0 DesignStart were including the header file
retarget.h and a small assembly bootloader provided with the processor, called cm0dsasm.S.
cm0dsasm.S performs basic tasks to set up the processor on startup for general use, such
as setting the stack and heap sizes. retarget.h is required for any programs that use stdio.h
functions, and provides implementations of these functions that use the UART for input and
output.
One other processor-specific change for the MicroBlaze that was occasionally used
was the function xil printf. This is a lightweight version of printf that can print any string
that does not contain floating-point data types. Use of this specialized function reduced the
stack and heap requirements for MicroBlaze I/O communication.
4.4

Benchmark Verification
The benchmarking results we obtained for the soft processors and the PowerPC 750

are only valid if the benchmarks perform their intended operations correctly on all of the
processors. Without sure knowledge that a processor is performing the intended function of
a benchmark program, it is impossible to discern whether one processor does better than
another on the benchmark due to a genuine advantage it has in running that code or whether
the two machines are simply doing different things. Demonstrating that the processors are
running the benchmarks correctly thus becomes essential for an accurate comparison between
them.
Verifying the correctness of the benchmarks as ported to the processors was done in
different ways depending on the specific benchmark. Two of the benchmarks, Dhrystone
and CoreMark, were already self-checking, comparing the processor’s output to expected
values given in the source code. Another group of benchmarks (including dijkstra, fft, and
qsort) were based on commonly used algorithms, and therefore proper operation for one of
these benchmarks could be verified by running the same input through the benchmark and
a second implementation of the algorithm known to be correct. A third group of benchmarks had less familiar algorithms, but the creators of these benchmarks supplied a text file
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accompanying each benchmark which contained the expected output for the benchmark. Finally, the WhetstoneDP and WhetstoneSP benchmarks neither ran a familiar algorithm nor
came with expected output, and so a different verification method was used. The Whetstone
benchmarks were verified by first running the original source code for each benchmark on
a standard desktop PC and then comparing the output for the PC with that from the soft
processors and the PowerPC 750.
After using the methods outlined above to compare the output of the processors
on the benchmarks with the expected output for each benchmark, we found that the soft
processors and the PowerPC 750 ran the benchmarks correctly in all respects. More detail
about this verification process may be found in Appendix E.
4.5

Running the Benchmarks
Debuggers were used to run the benchmarks on any of the soft processors which had

one available. The debuggers made it easy to load new programs into the soft processor
memories, eliminating the need for a new bitstream for every version of each benchmark.
Once the debugger was used to load the soft processor with a benchmark, the soft processor
would then run the benchmark while a UART connection with a host PC was used to collect
the output from the soft processor and record the results.
The only soft processor without a debugger was the Cortex-M0. For this processor,
a bitstream was created for every version of every benchmark, initializing the Cortex-M0’s
BRAMs in each case with the desired program. The Cortex-M0 benchmarking runs were
then conducted by downloading the bitstreams to the FPGA board one by one, pausing
between each download to allow the Cortex-M0 to complete the benchmark before moving
on to the next bitstream. As with the other soft processors, a UART connection was used
to collect the benchmark output to determine the results of each run.
The FPGA was reconfigured after each benchmark completed, before proceeding on to
the next run. This was done for a number of reasons. First, reconfiguring the FPGA between
runs increased uniformity between the benchmarking runs for the different processors and
ensured that each benchmark run would begin from a known state. Since the Cortex-M0
uses a different bitstream for each version of each benchmark, the FPGA must always be
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reconfigured between its benchmarking runs. Reconfiguring the FPGA between runs for the
other soft processors thus mimicked this behavior while also not requiring us to generate a
new bitstream for each benchmark version for the other processors.
Another reason the FPGA was reconfigured between runs to prevent problems with
the OpenRISC implementation of malloc(). The OpenRISC C library is reentrant, meaning
that it is designed to support multi-threading. While only a single thread was used for all
benchmark programs, the OpenRISC malloc() function could cause the system to hang after
a reset. This is because the OpenRISC version of malloc() assigns a global lock variable to
each block of heap space, indicating which process owns that block. For some benchmarks
we found that if we reset the benchmark after a call to malloc() that the lock variable set by
that call to malloc() would remain nonzero after the reset. This would make malloc() fail
the next time it was executed and cause the processor to hang. Reconfiguring the FPGA
after each benchmark run fixed this problem.
The benchmark programs were run on the PowerPC 750 by first closing all other
open programs and then simply selecting the desired executable using the Mac OS GUI.
Benchmark results were reported using the Simple I/O Window functionality described in
4.3.3.
In this chapter we have been introduced to the benchmark programs used to measure
the performance of the soft processors and to estimate the performance of the RAD750 using
a PowerPC 750. We have also discussed how these benchmarks were ported to the processors,
verified for correctness, and run during testing. The wide variety of programs we use in this
study will provide us with a detailed understanding of how the different processors perform
in several distinct application domains. The data from these different benchmark tests will
help clarify the trade-offs that exist between using any one of them to complete a desired
task, allowing users to make a more informed choice on which processor to use for their
particular needs.

52

Chapter 5
Benchmarking Results
This chapter presents the results of our soft processor benchmarking experiments.
We report the performance of the soft processors on the benchmark programs, providing
both a comparison of the raw benchmark scores as well as the performance per slice of
each soft processor. We also compare the soft processor benchmark scores against estimated
benchmark scores for the RAD750, a radiation-hardened space processor.
Throughout the chapter, we will provide benchmark scores for the soft processors
as implemented in two different Virtex-5 FPGAs: the LX110T and the radiation-hardened
V5QV. Since all of the soft processors ran the benchmarks at a standard 50 MHz, the scores
used in this chapter have been adjusted to reflect the performance of each soft processor
design at its maximum frequency as described previously in Sections 3.5 and 3.6. For convenience, we summarize the steps used in calculating these adjusted benchmark scores from
the raw benchmark scores obtained at 50 MHz in Equations 5.1 and 5.2 below:

5.1

Adjusted LX110T Score = (LX110T Score @ 50 MHz) ·


LX110T Design’s Max Frequency in MHz
50 MHz

(5.1)

Adjusted V5QV Score = (LX110T Score @ 50 MHz) ·


V5QV Design’s Max Frequency in MHz
50 MHz

(5.2)

Soft Processor Performance Comparison
This section will compare the performance of the soft processors on the ten bench-

mark programs in terms of both raw benchmark scores and benchmark scores divided by the
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number of FPGA slices consumed by each soft processor design. Although several designs
were created for three of the four soft processors (all processors except the Cortex-M0 DesignStart), we will avoid exploring the tradeoffs in performance and area between multiple
versions of the same processor. Instead, this discussion will focus on our main goal of comparing the performance of the four soft processors, pitting each soft processor’s best score
on each benchmark against the best scores for the other processors. A set of comprehensive
scores for each benchmark, giving the performance of all soft processor designs with all levels
of caching, as well as every compiler optimization level, is given in Appendix F.
Scores for the ten benchmarks are not all measured in the same units. A detailed
description of the meaning of the units used for reporting the results of each benchmark is
given in Section 4.2. For convenience, the full name and abbreviation used for each unit is
reproduced in Table 5.1.

Table 5.1: Unit Names and Abbreviations for Each Benchmark

Benchmark
Dhrystone

WhetstoneDP

WhetstoneSP
CoreMark
All others

Unit Name
Dhrystone Million
Instructions per
Second
Whetstone Million
Instructions per
Second
Whetstone Million
Instructions per
Second
CoreMark
Benchmarks per
Second

Abbreviation
DMIPS

WMIPS

WMIPS
CM
BPS

In addition to discussing the benchmark scores themselves, we also use a standard,
unitless metric called the SPECRatio for comparing the performance of different processors.
The SPECRatio originated with the commercial SPEC benchmark, which is used widely in
the computer industry [72]. For two processors, A and B, the SPECRatio of A to B (which
we will denote SPECRatioAB ) is given by Equation 5.3:
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SPECRatioAB =

SPECRatioAref
=
SPECRatioBref

Execution Timeref
Execution TimeA
Execution Timeref
Execution TimeB

=

Execution TimeB
Execution TimeA

(5.3)

Benchmark ScoreA
=
,
Benchmark ScoreB
where ”ref” designates a generic reference processor, which is not needed in the final form
of the equation when the reference execution time cancels [72]. A SPECRatio for processors
A and B greater than 1 indicates that processor A has higher performance than processor
B on the given benchmark, while a SPECRatio lower than 1 indicates that B has better
performance.
It is also useful to compare processors across several benchmarks at once to understand
the average performance difference between them. To do this, the geometric mean of the
SPECRatios for the two processors being compared is calculated, as given in Equation 5.4:

SPECRatio Geometric MeanAB

v
u n
uY
n
=t
SPECRatioAB,i

(5.4)

i=1

where SPECRatioAB,i denotes the SPECRatio of processor A to processor B on the ith
benchmark in the set of benchmarks being averaged.
As a shortcut in comparing multiple processors, it can be shown that the following
properties of SPECRatios hold:

SPECRatioAC =

SPECRatio Geometric MeanBC =

SPECRatioAB
,
SPECRatioCB

(5.5)

SPECRatio Geometric MeanAC
.
SPECRatio Geometric MeanAB

(5.6)

With these conventions for reporting the benchmark data in place, we now present
the findings of our benchmarking experiments.
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5.1.1

Benchmark Scores
The six tables and six figures in this section will compare the raw performance of

the four soft processors on the benchmarks. Each row in the tables reports the best score
a processor achieved on a given benchmark across all design configurations (i.e. running
the program from on-chip BRAM or external SRAM memory and any level of caching from
no caches to 64 KB caches) and all compiler optimization levels (-O0 to -O3). Along with
the best score for each processor, the name of the design that achieved the optimal score
is also given, indicating how the processor was configured when maximum performance was
reached. No design names are listed in the tables to accompany scores for the Cortex-M0
DesignStart because only a single design was created for this processor, CB0.
The accompanying figures provide a graphical representation of the data in the tables,
giving for each benchmark the SPECRatios of the MicroBlaze to each other soft processor on
their best scores. The SPECRatios are labeled here using the first letter of each processor’s
name, thus SPECRatioML is the ratio of the MicroBlaze to the LEON3, SPECRatioMC is the
ratio of the MicroBlaze to the Cortex-M0, and SPECRatioMO is the ratio of the MicroBlaze
to the OpenRISC. To clarify this metric once again, a SPECRatio greater than 1 in any of
the graphs in these figures indicates that the MicroBlaze has better performance on the given
benchmark than the other processor in the ratio, whereas a SPECRatio below 1 indicates
that the other processor has better performance.
Since all of the SPECRatios in these graphs are given with respect to the MicroBlaze,
the heights of the bars in each graph accurately reflect the performance differences between
the other soft processors. For example, if the SPECRatio for the LEON3 and the MicroBlaze
(SPECRatioML ) is smaller (i.e. has a shorter bar in the graph) than the SPECRatio for the
Cortex-M0 (SPECRatioMC ), then this indicates that the LEON3 has better performance
than the Cortex-M0 on that benchmark. The exact values of these SPECRatios and the
SPECRatio combinations not included in the graphs may be easily calculated from the data
in the tables using Equations 5.3 through 5.6.
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Integer Benchmarks
Table 5.2 and Figure 5.1 report the best performance of each soft processor on the
six integer benchmark when implemented in the LX110T. Table 5.3 and Figure 5.2 provide
this same information for the soft processors implemented in the V5QV.1 As depicted in the
figures, the MicroBlaze is the clear winner for integer performance. The geometric mean
of its SPECRatios with the LEON3, the processor that consistently ranks second on the
benchmarks, is right around 2 on both the LX110T (2.15) and the V5QV (1.93). A consistent
ranking also exists on these benchmarks among the other processors: the Cortex-M0 is
outperformed by the LEON3 (with a MicroBlaze/Cortex-M0 geometric mean SPECRatio
of about 2.5) but also beats the OpenRISC on all of the benchmarks. The OpenRISC,
handicapped to a large extent by its lower maximum clock frequencies on both FPGAs, has
a MicroBlaze/OpenRISC geometric mean SPECRatio of 3.68 on the LX110T and an even
higher 4.11 on the V5QV.

Table 5.2: Highest Integer Benchmark Scores and Corresponding Designs for Each
Processor Implemented in the LX110T

Cortex-M0
DesignStart
Score Design Score
Score (CB0)
192.22 LB16
76.23
73.94
225.79 LB16
122.43
92.81
3.20 LB64
1.14
N/A
1.07 LB64
0.53
0.46
642.17 LB64
295.73
148.94
52.96 LB64
30.66
24.06

MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS
CM
BPS
BPS
BPS
BPS

Design
MB0
MB0
MB0
MB0
MB0
MB0

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16
OB16
OB16

Score
44.56
92.65
0.77
0.30
140.30
14.94

The dominance of the MicroBlaze over the other processors on the integer benchmarks
is best explained as a result of three likely causes: higher maximum clock frequencies, a
unique functional unit, and a more up-to-date compiler. If we review the maximum clock
frequencies for the different soft processor designs in Tables 3.4 and 3.5, we see that all of
1

No Cortex-M0 score is given for the bitcount benchmark in Tables 5.2 and 5.3 because the benchmark
program could not be compiled for this processor. The bitcount benchmark relies on file I/O routines, such
as fopen(), which were not implemented in the ARM Standard C Library used by the Cortex-M0.
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Figure 5.1: Soft Processor SPECRatios for the Integer Benchmarks on the LX110T

Figure 5.2: Soft Processor SPECRatios for the Integer Benchmarks on the V5QV
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Table 5.3: Highest Integer Benchmark Scores and Corresponding Designs for Each
Processor Implemented in the V5QV

Cortex-M0
DesignStart
Score Design Score
Score (CB0)
145.71 LB16
64.94
59.93
171.16 LB16
104.30
75.23
2.48 LB16
0.97
N/A
0.81 LB64
0.44
0.37
486.80 LB16
249.45
120.72
40.15 LB16
26.12
19.51

MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS
CM
BPS
BPS
BPS
BPS

Design
MB0
MB0
MS16
MB0
MB0
MB0

LEON3

OpenRISC 1200
Design
OB16
OB4
OB4
OB4
OB16
OB4

Score
30.05
62.62
0.53
0.21
94.62
10.28

the MicroBlaze designs for either FPGA always have a maximum clock frequency far higher
than even the highest maximum clock frequencies for a non-MicroBlaze design (CB0 on the
LX110T and LB0 on the V5QV). The closest frequency gap is on the V5QV, with the LB0
trailing the slowest MicroBlaze design (MS64) by over 27 MHz. Since performance for the
MicroBlaze grows linearly with clock frequency, the higher maximum clock frequencies of the
MicroBlaze designs give the processor a distinct performance advantage over its competitors.
While higher maximum clock frequencies contribute substantially to the MicroBlaze’s
superior integer performance, an analysis of our benchmark results indicates that they are
not solely responsible for this processor’s success. If we divide each soft processor’s benchmark scores by its maximum clock frequency to obtain per MHz performance as we have
done in Tables 5.4 and 5.5, we see that the MicroBlaze has better per MHz performance
on all benchmarks, even though the other processors are now more competitive.2 This result demonstrates that, while maximum clock frequency is an important contributor to the
MicroBlaze’s higher integer performance, other factors, such as architectural or compilation
differences with other processors, are also key to understanding the benchmark results.
In addition to higher maximum clock frequencies, two other reasons for the MicroBlaze’s integer performance advantage include its unique pattern comparator functional unit
and an up-to-date compiler. As explained in greater detail in Appendix B, the MicroBlaze
includes a hardware module called a pattern comparator which facilitates searching and op2

While our estimated soft processor scores for the V5QV are calculated from the LX110T scores and
thus have equal performance per MHz, the best designs for each soft processor on each benchmark differed
between the two FPGAs. This is why a performance per MHz table for the V5QV has also been included.
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Table 5.4: Integer Benchmark Performance per MHz for Each Processor
Implemented in the LX110T
MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS/MHz
CM/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MB0
MB0
MB0
MB0

Score
1.498
1.759
0.025
0.008
5.004
0.413

LEON3
Design
LB16
LB16
LB64
LB64
LB64
LB64

Score
0.992
1.593
0.015
0.007
3.847
0.399

Cortex-M0
DesignStart
Score (CB0)
0.961
1.207
N/A
0.006
1.936
0.313

OpenRISC 1200
Design
OB16
OB16
OB16
OB16
OB16
OB16

Score
0.699
1.454
0.012
0.005
2.201
0.234

Table 5.5: Integer Benchmark Performance per MHz for Each Processor
Implemented in the V5QV
MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS/MHz
CM/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MS16
MB0
MB0
MB0

Score
1.498
1.759
0.025
0.008
5.004
0.413

LEON3
Design
LB16
LB16
LB16
LB64
LB16
LB16

Score
0.992
1.593
0.015
0.007
3.809
0.399

Cortex-M0
DesignStart
Score (CB0)
0.961
1.207
N/A
0.006
1.936
0.313

OpenRISC 1200
Design
OB16
OB4
OB4
OB4
OB16
OB4

Score
0.699
1.426
0.012
0.005
2.201
0.234

erating on string data. This functional unit is not available in the other soft processors,
and it can help substantially on benchmarks involving some level of string processing such
as Dhrystone, CoreMark, qsort, and stringsearch. When the benchmarks were compiled for
the MicroBlaze, we included the flag that enables the compiler to take advantage of the
pattern comparator’s capabilities. Additionally, the MicroBlaze has an advantage over the
LEON3 because it uses a more recent GCC compiler. The MicroBlaze toolchain is based on
GCC 4.6.4, while the LEON3 uses GCC 3.4.4. In the intervening updates to GCC between
these two versions, many improvements and further optimizations have likely been added to
the compiler. Taken together, these two observations help further explain the MicroBlaze’s
decisive lead over the other soft processors on the integer benchmarks.
With lesser performance than the MicroBlaze, the LEON3 nevertheless maintains an
edge over the Cortex-M0 and OpenRISC on all of the benchmarks. This edge, like that of the
MicroBlaze, is partly due to architectural features, as its scores in Tables 5.4 and 5.5 indicate
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that the LEON3 performs better per MHz than the Cortex-M0 and OpenRISC on all integer
benchmarks. Part of the LEON3’s lead may be due to its deep seven-stage pipeline, which is
deeper than the five-stage pipeline of the OpenRISC and three-stage pipeline of the CortexM0. Additionally, the LEON3 supports AHB burst transactions, while the Cortex-M0 does
not support AHB-Lite bursts [44]. These architectural features of the LEON3, combined
with its slightly higher maximum clock frequencies, may help explain its performance edge
over the last two processors.
Unlike the MicroBlaze and the LEON3, the Cortex-M0’s consistently higher performance on these benchmarks than the OpenRISC is due to its higher maximum clock
frequency and is not the product of a distinct architectural advantage. Tables 5.4 and 5.5
illustrate that the per MHz performance of the Cortex-M0 is only greater than that of the
OpenRISC on three of the benchmarks (Dhrystone, dijkstra, and stringsearch) while it is
actually lower on both CoreMark and qsort. These mixed results do not point to any single
overriding explanation for this behavior. Instead, these results appear to reflect the differences inherent in each of these soft processors’ instruction sets, microarchitecture, and
compilers.
In reviewing the integer benchmark SPECRatios in Figures 5.1 and 5.2, we also may
observe the key difference between the performance of the soft processors on the LX110T and
the V5QV: on the V5QV, the performance of the LEON3 and the Cortex-M0 relative to the
MicroBlaze improves (as reflected in SPECRatioML and SPECRatioMC values that are closer
to 1) while the OpenRISC’s performance gap with the MicroBlaze widens further. As the
V5QV benchmark scores are all estimated by scaling the LX110T benchmark scores by the
V5QV soft processor maximum frequencies, this behavior is solely a product of maximum
frequency differences between the two FPGAs. If we refer to Table 3.5, we find that the MB0
design, which generally has the highest benchmark scores for the MicroBlaze, has a maximum
frequency on the V5QV that drops by a larger percent of its maximum frequency on the
LX110T than the corresponding highest-performing designs for the LEON3 and Cortex-M0
(generally LB16 or LB64 and CB0, respectively). However, the OpenRISC designs have even
larger drops in their maximum frequencies when moving to the V5QV from the LX110T,
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which fully accounts for the performance difference we observe. We will continue to see this
trend in the results for the floating-point benchmarks.
Floating-Point Benchmarks with the FPUs Enabled
Tables 5.6 and 5.7, along with Figures 5.3 and 5.4, report the best performance of
each soft processor on the floating-point benchmarks (WhetstoneDP, WhetstoneSP, basicmath, and fft) when the benchmark programs are compiled with floating-point instructions
enabled. For all benchmarks except WhetstoneSP, the LEON3 scores dominate all of the
other processors. In Figures 5.3 and 5.4, we find that the geometric mean SPECRatio for the
MicroBlaze to the LEON3 across all of these benchmarks is 0.13 for the LX110T and 0.11
for the V5QV. This indicates that the LEON3 performs nearly an order of magnitude better
than the MicroBlaze on these floating-point programs. The geometric mean SPECRatios for
the MicroBlaze and the other soft processors are also always above 2, demonstrating that
the performance gap between the other two soft processors and the LEON3 is even greater
than that of the MicroBlaze.

Table 5.6: Highest Floating-Point Benchmark Scores (with FPUs Enabled) and
Corresponding Designs for Each Processor Implemented in the LX110T
Cortex-M0
DesignStart
Design Score Design Score
Score (CB0)
MB0
8.37 LB16
93.40
1.89
MB0
175.15 LB16
97.30
9.01
MB0
0.14 LB16
3.70
0.08
MB0
4.40 LB64
104.33
3.04
MicroBlaze

Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS
WMIPS
BPS
BPS

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
3.12
6.75
0.04
2.57

The LEON3’s superior performance is due to the greater versatility of its floatingpoint unit, GRFPU, than the FPUs of the other soft processors. The GRFPU can perform
both single-precision and double-precision floating-point operations in hardware, whereas the
MicroBlaze and the OpenRISC FPUs support only single-precision floating-point instructions
and the Cortex-M0 DesignStart has no FPU at all. All floating-point benchmarks except
WhetstoneSP use doubles as their main data type for floating-point operations, requiring the
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Table 5.7: Highest Floating-Point Benchmark Scores (with FPUs Enabled) and
Corresponding Designs for Each Processor Implemented in the V5QV

MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS
WMIPS
BPS
BPS

Design
MB0
MB0
MB0
MB0

Score
6.35
132.77
0.10
3.33

LEON3
Design
LB16
LB16
LB16
LB16

Score
79.57
82.89
3.15
88.76

Cortex-M0
DesignStart
Score (CB0)
1.53
7.31
0.07
2.46

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
2.11
4.56
0.03
1.73

Figure 5.3: Soft Processor SPECRatios for the Floating-Point Benchmarks on the LX110T
(with FPUs Enabled)

MicroBlaze, Cortex-M0, and OpenRISC to perform these operations with software routines
and greatly hampering their performance.
The WhetstoneSP benchmark, which only includes single-precision floating-point operations in its timed section, provides an assessment of the floating-point capabilities of the
processors on more even ground. In Figures 5.3 and 5.4, we see that on this particular benchmark the general trend does not hold, with the geometric mean SPECRatioML at 1.80 for the
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Figure 5.4: Soft Processor SPECRatios for the Floating-Point Benchmarks on the V5QV
(with FPUs Enabled)

LX110T and 1.60 for the V5QV. As with the integer benchmarks, part of the MicroBlaze’s
edge here is due to its higher maximum clock frequencies, but if we consult Tables 5.8 and
5.9, we find that the MicroBlaze’s performance per MHz on WhetstoneSP is better than
that of the LEON3 by about 8%.
The higher performance of the MicroBlaze on WhetstoneSP is somewhat surprising
when we consider that the LEON3 floating-point unit, GRFPU, is pipelined for all instruc-

Table 5.8: Floating-Point Performance per MHz for Each Processor (with FPUs Enabled)
Implemented in the LX110T
MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS/MHz
WMIPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MB0
MB0

LEON3

Score
0.065
1.365
1.076E-03
0.034

Design
LB16
LB16
LB16
LB64

64

Score
1.215
1.266
0.048
1.357

Cortex-M0
DesignStart
Score (CB0)
0.025
0.117
1.063E-03
0.040

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
0.049
0.106
7.045E-04
0.040

Table 5.9: Floating-Point Performance per MHz for Each Processor (with FPUs Enabled)
Implemented in the V5QV
MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS/MHz
WMIPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MB0
MB0

LEON3

Score
0.065
1.365
1.076E-03
0.034

Design
LB16
LB16
LB16
LB16

Score
1.215
1.266
0.048
1.355

Cortex-M0
DesignStart
Score (CB0)
0.025
0.117
1.063E-03
0.040

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
0.049
0.106
7.045E-04
0.040

tions except division and square root, while the FPU for the MicroBlaze is not pipelined.
Additionally, if we consult Table B.2 in the appendices, we find that the latencies for GRFPU
on all floating-point instructions except compare are lower than those for the MicroBlaze
FPU.
While we do not have a definitive explanation for this behavior, the structure of the
WhetstoneSP benchmark lends itself to some possibilities. The 2.1 version of Whetstone
includes ten main sections, each with a different focus. Four of the sections perform basic
floating-point operations on simple variables or arrays. Two other sections perform similar
operations, but on integer values. Another two sections focus on calls to the math.h library
functions, which perform more complex floating-point operations such as square roots, exponentials, and logarithms. Another section assesses the speed with which the processor can
reference floating-point arrays, moving elements around but not doing arithmetic on them,
and a final section evaluates conditional execution by branching on various integer values.
Although the LEON3 clearly has an advantage over the MicroBlaze on the four WhetstoneSP sections performing basic floating-point operations thanks to its pipelined FPU, the
other six sections present the MicroBlaze with opportunities to catch up to its competitor for
a number of reasons. First, the two sections focused on integer arithmetic are an advantage
for the MicroBlaze, which from our previous results we know to have superior integer performance to the LEON3. Second, the MicroBlaze includes dynamic branch prediction and a
branch target cache, while the LEON3 uses static branch prediction with a ”branch always”
strategy (see Appendix B.4 for more details on the branch prediction strategy used in each
processor included in this work). The dynamic branch prediction of the MicroBlaze gives
it an advantage on the code section dedicated to branching. Third, the two WhetstoneSP
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sections that focus on math.h functions make many calls to library functions. As the MicroBlaze and LEON3 do not share a C library, it is possible that the MicroBlaze uses a more
optimized implementation of these functions than the LEON3. Finally, the code section
dedicated to floating-point array accesses does not give the LEON3 any special advantage
over the MicroBlaze, as it only copies various elements of the array to new positions and
does not use the processors’ FPUs. While it is difficult to know with certainty why the
MicroBlaze surpasses the LEON3 on WhetstoneSP given the LEON3’s higher-performance
FPU, these features of the WhetstoneSP benchmark offer a plausible explanation.
Another surprising result is the very low performance of the OpenRISC on WhetstoneSP. Even though this processor has a single-precision FPU and the Cortex-M0 lacks an
FPU, we see in Tables 5.6 and 5.7 that the Cortex-M0 outperforms it on this benchmark.
This is true even if we control for the Cortex-M0’s higher maximum clock frequency, as Tables 5.8 and 5.9 indicate that the per MHz performance of the Cortex-M0 on WhetstoneSP
is still slightly above that of the OpenRISC. This result appears even more unlikely when
we consider that the Cortex-M0 also has only a serial multiplier with which to perform
software-emulated floating-point multiplication.
The low performance of the OpenRISC on WhetstoneSP appears to be due to both a
slow, non-pipelined FPU as well as a problem with this processor’s math library code. First,
the OpenRISC FPU, as may be discerned from comparing its instruction latencies given in
Table B.2 with the instruction latencies for the other processors, is the slowest of all the
FPUs in our study. The OpenRISC FPU requires 10 clock cycles to perform an addition or
subtraction operation (the MicroBlaze and LEON3 can complete either operation in 4 clock
cycles) and 38 clock cycles to perform a multiplication. Since the OpenRISC FPU is not
pipelined, the processor stalls the pipeline whenever floating-point operations are performed
[73]. This becomes a problem for the OpenRISC on the WhetstoneSP benchmark, as the
disassembly shows that there are sections in the program with long chains of back to back
floating-point instructions, which would essentially eliminate the pipeline on this processor
until the chains were completed. In addition to the slow FPU, we further discovered on
examining a disassembly of the benchmark that the OpenRISC math library does not use
the FPU in any of its functions. The installation script for the OpenRISC toolchain appears
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to compile the libraries without floating-point support, likely because the FPU is an optional
part of the processor. In future work, the OpenRISC toolchain installer could potentially be
altered to produce a math library that assumes a FPU has been included in the processor,
but given the limitations of the OpenRISC FPU that have been mentioned, it seems unlikely
that this processor could then become a serious competitor to the MicroBlaze or LEON3 on
this benchmark.
The performance of all soft processors except the LEON3 on the three other floatingpoint benchmarks besides WhetstoneSP is essentially software-emulated floating-point performance (since the vast majority of floating-point operations in the remaining benchmarks
are all done with double-precision types). A comparison of the benchmark scores between
the tables in the next section further supports this conclusion, as all of the scores for benchmarks other than WhetstoneSP are either identical or nearly the same. Thus, we will decline
comment on the rest of the benchmarks here and proceed to discuss the performance of the
soft processors on the floating-point benchmarks when FPUs are not used.
Floating-Point Benchmarks with the FPUs Disabled
Tables 5.10 and 5.11, along with Figures 5.5 and 5.6, report the best performance
of each soft processor on the floating-point benchmarks when the benchmarks are compiled
with floating-point instructions disabled, requiring all processors to use software-emulated
floating-point routines from their C libraries. With geometric mean SPECRatios of 2 or
greater against all other processors (as depicted in the figures), the MicroBlaze clearly dominates the other processors on all of the benchmarks. Given the MicroBlaze’s decisive lead on
the integer benchmarks and its high maximum clock frequencies, this result is right in line
with our expectations. This time, however, the Cortex-M0 is the second highest-performing
processor, with a geometric mean SPECRatioMC of 2.39 on the LX110T and 2.23 on the
V5QV. The ranking of the other two soft processors is different on the two FPGAs, with a
lower geometric mean SPECRatio for the OpenRISC than the LEON3 on the LX110T while
the opposite case applies to the V5QV.
Since the LEON3 had the second-best performance among the processors on the integer benchmarks, it seems unlikely that the low performance of this processor on software67

Table 5.10: Highest Floating-Point Benchmark Scores (with FPUs Disabled) and
Corresponding Designs for Each Processor Implemented in the LX110T

Cortex-M0
DesignStart
Design Score Design Score
Score (CB0)
MB0
8.37 LB16
2.59
1.89
MB0
26.98 LB16
4.07
9.01
MB0
0.14 LB64
0.05
0.08
MB0
4.40 LB64
1.61
3.04
MicroBlaze

Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS
WMIPS
BPS
BPS

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
3.12
4.75
0.04
2.56

Table 5.11: Highest Floating-Point Benchmark Scores (with FPUs Disabled) and
Corresponding Designs for Each Processor Implemented in the V5QV

MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS
WMIPS
BPS
BPS

Design
MB0
MB0
MB0
MB0

Score
6.35
20.45
0.10
3.33

Cortex-M0
DesignStart
Score
Score (CB0)
2.21
1.53
3.47
7.31
0.04
0.07
1.37
2.46

LEON3
Design
LB16
LB16
LB16
LB16

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
2.11
3.20
0.03
1.73

Figure 5.5: Soft Processor SPECRatios for the Floating-Point Benchmarks on the LX110T
(with FPUs Disabled)
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Figure 5.6: Soft Processor SPECRatios for the Floating-Point Benchmarks on the V5QV
(with FPUs Disabled)

emulated floating-point routines is due to some integer hardware deficiency. A more compelling explanation is that the LEON3 performance suffers because this processor uses an
older compiler and C library than the other processors. As explained in Appendix D.1,
the LEON3 has the oldest GCC compiler of the three processors that use it (the LEON3’s
version is 3.4.4, compared to 4.6.4 for the MicroBlaze and 4.9.0 for the OpenRISC). The
Armcc compiler used for the Cortex-M0 is also a recent compiler version released in 2014.
Additionally, the OpenRISC uses Newlib 2.0.0, a newer version of the same C library used
by the LEON3. The older software used by the LEON3 puts it at a disadvantage compared
to the other processors when running software-emulated floating-point library functions.
The relatively high performance of the Cortex-M0 on these benchmarks is unexpected,
considering the handicap this processor has due to its serial multiplier. Furthermore, it is
strange that the Cortex-M0 has the worst performance on the WhetstoneDP benchmark
but the second best score on the WhetstoneSP benchmark given that both programs are
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identical except for the precision of their floating-point operations. A possible explanation
that accounts for both of these results is that the software-emulated floating-point libraries
for the Cortex-M0 are highly optimized, and either second best among the processors or even
better than those for the MicroBlaze. If this is the case, the anomalous bad performance of
the Cortex-M0 on the WhetstoneDP benchmark is due to the large number of fixed-point
multiplication operations required by the benchmark, which, because the operands are larger
than 32 bits, involve substantially more steps than those in the WhetstoneSP benchmark.
With smaller operands in WhetstoneSP, the multiplication overhead for the Cortex-M0 is
much lower, allowing it to defeat the LEON3 and OpenRISC on the benchmark. Although
the basicmath and fft benchmarks also do some double-precision multiplications, they also
include calls to math.h library functions in some of their main loops, which would favor the
Cortex-M0 if its math libraries are highly optimized.
This theory can also help explain an anomaly in the per MHz scores for these benchmarks given in Tables 5.12 and 5.13. In these tables we find that on the fft benchmark the
Cortex-M0 and even the OpenRISC have better per MHz performance than the MicroBlaze, even though the MicroBlaze beats both processors in raw performance. As well, the
Cortex-M0 is nearly tied with the MicroBlaze on per MHz performance for basicmath. This
behavior is reasonable if we assume that the MicroBlaze floating-point library is the least
efficient among these three processors. Under this assumption, the MicroBlaze leads the
other processors on the Whetstone benchmarks due to its higher maximum clock frequency,
its branch prediction, and its better overall integer performance. Since the basicmath and fft
benchmarks rely heavily on math library calls in some of their main loops, the performance
gap between the MicroBlaze and the Cortex-M0 and OpenRISC narrows due to the more
efficient library functions for the other processors.

70

Table 5.12: Floating-Point Performance per MHz for Each Processor (with FPUs Disabled)
Implemented in the LX110T
MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

Units
WMIPS/MHz
WMIPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MB0
MB0

Score
0.065
0.210
1.076E-03
0.034

LEON3
Design
Score
LB16
0.034
LB16
0.053
LB64
6.316E-04
LB64
0.021

Cortex-M0
DesignStart
Score (CB0)
0.025
0.117
1.063E-03
0.040

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
0.049
0.075
7.045E-04
0.040

Table 5.13: Floating-Point Performance per MHz for Each Processor (with FPUs Disabled)
Implemented in the V5QV
MicroBlaze
Benchmark
WhetstoneDP
WhetstoneSP
basicmath
fft

5.1.2

Units
WMIPS/MHz
WMIPS/MHz
BPS/MHz
BPS/MHz

Design
MB0
MB0
MB0
MB0

Score
0.065
0.210
1.076E-03
0.034

LEON3
Design
Score
LB16
0.034
LB16
0.053
LB16
6.282E-04
LB16
0.021

Cortex-M0
DesignStart
Score (CB0)
0.025
0.117
1.063E-03
0.040

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
0.049
0.075
7.045E-04
0.040

Performance per Slice
This section compares the benchmark performance of the soft processors after dividing

each design’s scores by the number of slices in that design. Such a comparison is useful for
understanding the trade-offs between the performance of a soft processor and the amount
of FPGA resources it consumes. While one soft processor may be faster than another on
a set of benchmarks, the other processor may be a better option if it still offers reasonable
performance at a much lower FPGA area cost. A soft processor with decent performance
for a reduced area cost could potentially be replicated more times in an FPGA to form a
multiprocessor system with more cores, or could free up additional space on the FPGA for
other required logic. As in the previous section, we will limit our discussion here to only the
best benchmark scores for each soft processor.
Since SPECRatios are strictly a performance metric, we will use a new metric, which
we name the SliceSPECRatio, to compare the performance per slice of the soft processors
that is a simple variation on the original SPECRatio. Instead of taking the ratio of two
processors’ benchmark scores, we now take the ratio of their benchmark scores divided by
their slice counts, as illustrated in Equation 5.7:
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Table 5.14: Highest Integer Benchmark Scores per Slice and Corresponding Designs for
Each Processor Implemented in the LX110T
MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS/Slice
CM/Slice
BPS/Slice
BPS/Slice
BPS/Slice
BPS/Slice

Design
MB0
MB0
MB0
MB0
MB0
MB0

SliceSPECRatioAB =

Score
1.24E-01
1.46E-01
2.06E-03
6.90E-04
4.15E-01
3.42E-02

LEON3
Design
LB16
LB4
LB4
LB16
LB16
LB4

Score
1.41E-02
2.27E-02
2.12E-04
9.47E-05
5.41E-02
5.69E-03

Cortex-M0
DesignStart
Score (CB0)
5.46E-02
6.85E-02
N/A
3.36E-04
1.10E-01
1.78E-02

OpenRISC 1200
Design
OB16
OB16
OB16
OB16
OB16
OB16

Score
1.33E-02
2.76E-02
2.31E-04
8.99E-05
4.18E-02
4.45E-03

Benchmark ScoreA
Slices Consumed by A
Benchmark ScoreB
Slices Consumed by B

(5.7)

(Benchmark ScoreA )(Slices Consumed by B)
=
.
(Benchmark ScoreB )(Slices Consumed by A)
Similar to the normal SPECRatio, the SliceSPECRatio gives us a convenient way to
summarize differences in performance per slice across a set of benchmarks using the geometric
mean:

SliceSPECRatio Geometric MeanAB

v
u n
uY
n
=t
SliceSPECRatioAB,i .

(5.8)

i=1

The properties in Equations 5.5 and 5.6 apply equally to the SliceSPECRatio as well.
Integer Benchmarks
Tables 5.14 and 5.15, with the accompanying Figures 5.7 and 5.8, compare the integer
benchmark scores for each soft processor after dividing each score by the slice count of the
corresponding design. Thanks to the MicroBlaze’s high integer performance and small size
(we saw earlier in Tables 3.4 and 3.5 that the MicroBlaze has the second smallest designs),
this processor is far ahead of any of the other processors in per slice performance.
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Figure 5.7: Soft Processor SliceSPECRatios for the Integer Benchmarks on the LX110T

Figure 5.8: Soft Processor SliceSPECRatios for the Integer Benchmarks on the V5QV
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Table 5.15: Highest Integer Benchmark Scores per Slice and Corresponding Designs for
Each Processor Implemented in the V5QV
Cortex-M0
DesignStart
Score Design
Score
Score (CB0)
8.10E-02 LB16
1.04E-02
4.23E-02
9.52E-02 LB16
1.66E-02
5.31E-02
1.35E-03 LB16
1.55E-04
N/A
4.50E-04 LB16
6.96E-05
2.60E-04
2.71E-01 LB16
3.98E-02
8.52E-02
2.23E-02 LB16
4.16E-03
1.38E-02

MicroBlaze
Benchmark
Dhrystone
CoreMark
bitcount
dijkstra
qsort
stringsearch

Units
DMIPS/Slice
CM/Slice
BPS/Slice
BPS/Slice
BPS/Slice
BPS/Slice

Design
MB0
MB0
MB0
MB0
MB0
MB0

LEON3

OpenRISC 1200
Design
OB16
OB4
OB4
OB4
OB4
OB4

Score
7.47E-03
1.66E-02
1.41E-04
5.49E-05
2.42E-02
2.72E-03

Floating-Point Benchmarks with the FPUs Enabled
Tables 5.16 and 5.17 and Figures 5.9 and 5.10 compare the FPU-enabled floatingpoint benchmark performance per slice. Although the LEON3 is the largest of all of the
soft processors, its high performance on these benchmarks easily compensates for its size
to again put it in first on all benchmarks except WhetstoneSP. On WhetstoneSP, the small
slice count for the MicroBlaze further exaggerates the lead it held over the LEON3 in raw
performance, turning the MicroBlaze/LEON3 SPECRatios of 1.80 for the LX110T and 1.60
for the V5QV into SliceSPECRatios of 6.24 and 5.59, respectively.
Dividing the benchmark scores by the slice count of each design also expands the
lead of the smallest processor, the Cortex-M0, over the OpenRISC, putting the Cortex-M0
in third place. While the OpenRISC has higher benchmark scores on WhetstoneDP than
the Cortex-M0, the Cortex-M0 now pulls ahead of the OpenRISC on this benchmark as well
in terms of performance per slice.

Table 5.16: Highest Floating-Point Benchmark Scores per Slice (with FPUs Enabled) and
Corresponding Designs for Each Processor Implemented in the LX110T
Cortex-M0
DesignStart
Benchmark Units
Design
Score Design
Score
Score (CB0)
WhetstoneDP WMIPS/Slice MB0
5.41E-03 LB4
1.74E-02
1.40E-03
WhetstoneSP WMIPS/Slice MB0
1.13E-01 LB4
1.81E-02
6.66E-03
basicmath
BPS/Slice
MB0
8.92E-05 LB16
6.84E-04
6.04E-05
fft
BPS/Slice
MB0
2.84E-03 LB16
1.92E-02
2.24E-03
MicroBlaze

LEON3
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OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
9.31E-04
2.01E-03
1.34E-05
7.65E-04

Figure 5.9: Soft Processor SliceSPECRatios for the Floating-Point Benchmarks on the
LX110T (with FPUs Enabled)

Figure 5.10: Soft Processor SliceSPECRatios for the Floating-Point Benchmarks on the
V5QV (with FPUs Enabled)
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Table 5.17: Highest Floating-Point Benchmark Scores per Slice (with FPUs Enabled) and
Corresponding Designs for Each Processor Implemented in the V5QV
Cortex-M0
DesignStart
Benchmark Units
Design
Score Design
Score
Score (CB0)
WhetstoneDP WMIPS/Slice MB0
3.53E-03 LB16
1.27E-02
1.08E-03
WhetstoneSP WMIPS/Slice MB0
7.38E-02 LB16
1.32E-02
5.16E-03
basicmath
BPS/Slice
MB0
5.82E-05 LB16
5.03E-04
4.68E-05
fft
BPS/Slice
MB0
1.85E-03 LB16
1.41E-02
1.74E-03
MicroBlaze

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
5.24E-04
1.13E-03
7.53E-06
4.30E-04

The processor in second place on this metric is the Cortex-M0, with a geometric
mean SliceSPECRatioMC of 2.35 on the LX110T and 1.98 on the V5QV. This result is not
surprising when we consider that this processor came in third place for integer benchmark
performance and has the smallest slice count of any soft processor design in our study.
However, the much higher performance of the MicroBlaze than the Cortex-M0 prevents the
latter processor from gaining much ground on its competitor.
The LEON3 takes third place on this metric, with a geometric mean SliceSPECRatioML
of 7.55 on the LX110T and 6.72 on the V5QV. The large size of the LEON3 puts its very
far behind the first two processors despite its fairly good integer performance. However, the
LEON3’s performance still allows it to beat the smaller OpenRISC, which has a geometric
mean SliceSPECRatioMO of 7.98 on the LX110T and an even higher 8.75 on the V5QV. Such
high SliceSPECRatios for the LEON3 and OpenRISC compared to the MicroBlaze demonstrate how truly efficient the MicroBlaze and Cortex-M0 are in delivering high performance
in a small package.
Floating-Point Benchmarks with the FPUs Disabled
Tables 5.18 and 5.19, along with Figures 5.11 and 5.12, compare the per slice performance of the floating-point benchmarks when the soft processors’ FPUs are disabled. We see
a very consistent ranking among the processors on this metric on both FPGAs. As in the raw
benchmark results, the MicroBlaze continues to have the best scores thanks to its small size,
but the smaller Cortex-M0 now becomes much more competitive with it, nearly clenching
the best performance per slice from the MicroBlaze on the fft benchmark for the V5QV. As
well, the Cortex-M0 has better performance per slice on WhetstoneDP than the LEON3 and
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Table 5.18: Highest Floating-Point Benchmark Scores per Slice (with FPUs Disabled) and
Corresponding Designs for Each Processor Implemented in the LX110T
Cortex-M0
DesignStart
Benchmark Units
Design
Score Design
Score
Score (CB0)
WhetstoneDP WMIPS/Slice MB0
5.41E-03 LB16
4.79E-04
1.40E-03
WhetstoneSP WMIPS/Slice MB0
1.74E-02 LB16
7.52E-04
6.66E-03
basicmath
BPS/Slice
MB0
8.92E-05 LB16
8.92E-06
6.04E-05
fft
BPS/Slice
MB0
2.84E-03 LB16
2.97E-04
2.24E-03
MicroBlaze

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
9.31E-04
1.42E-03
1.34E-05
7.64E-04

Figure 5.11: Soft Processor SliceSPECRatios for the Floating-Point Benchmarks on the
LX110T (with FPUs Disabled)

OpenRISC due to the far larger size of these processors, whereas the raw performance of the
Cortex-M0 on the benchmark was the worst. The bulkiness of the LEON3 also causes the
OpenRISC to now overtake it for third place for performance per slice on these benchmarks,
erasing the slight edge the LEON3 had over the OpenRISC in raw performance.
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Table 5.19: Highest Floating-Point Benchmark Scores per Slice (with FPUs Disabled) and
Corresponding Designs for Each Processor Implemented in the V5QV
Cortex-M0
DesignStart
Benchmark Units
Design
Score Design
Score
Score (CB0)
WhetstoneDP WMIPS/Slice MB0
3.53E-03 LB16
3.52E-04
1.08E-03
WhetstoneSP WMIPS/Slice MB0
1.14E-02 LB16
5.53E-04
5.16E-03
basicmath
BPS/Slice
MB0
5.82E-05 LB16
6.56E-06
4.68E-05
fft
BPS/Slice
MB0
1.85E-03 LB16
2.18E-04
1.74E-03
MicroBlaze

LEON3

OpenRISC 1200
Design
OB16
OB16
OB16
OB16

Score
5.24E-04
7.97E-04
7.53E-06
4.30E-04

Figure 5.12: Soft Processor SliceSPECRatios for the Floating-Point Benchmarks on the
V5QV (with FPUs Disabled)

5.2

Performance Comparison with the RAD750
Tables 5.20 and 5.21 compare the estimated RAD750 scores obtained from bench-

marking with a PowerPC 750 to the best soft processor score on each benchmark. The raw
benchmark scores obtained for the PowerPC 750 (given in the third column in the table) are
multiplied by the ratio of the clock frequencies of the RAD750 and PowerPC 750 (200 MHz
and 333 MHz, respectively) to obtain the estimated RAD750 scores reported in the next
column. The rightmost column of the table gives the SPECRatios of the RAD750 score to
the best soft processor score for each benchmark. The table indicates that in most instances
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Table 5.20: Performance Comparison Between the Soft Processors Implemented in the
LX110T and Estimated RAD750 Benchmark Scores

Benchmark

Units

Dhrystone
WhetstoneDP
CoreMark
basicmath
bitcount
dijkstra
fft
qsort
stringsearch

DMIPS
WMIPS
CM
BPS
BPS
BPS
BPS
BPS
BPS

PowerPC
Score
(333 MHz)
654.86
468.78
989.59
5.18
13.03
2.46
1262.63
402.74
429.55

Estimated
RAD750
Score
(200 MHz)
393.30
281.54
594.32
3.10
7.82
1.48
758.34
241.88
257.98

Best Soft
Processor
Design
MB0
LB16
MB0
LB16
MB0
MB0
LB64
MB0
MB0

Best Soft
Processor
Score
192.22
93.40
225.79
3.70
3.20
1.07
104.33
642.17
52.96

SPECRatio,
RAD750/
Soft
Processor
2.05
3.01
2.63
0.84
2.45
1.39
7.27
0.38
4.87

Table 5.21: Performance Comparison Between the Soft Processors Implemented in the
V5QV and Estimated RAD750 Benchmark Scores

Benchmark

Units

Dhrystone
WhetstoneDP
CoreMark
basicmath
bitcount
dijkstra
fft
qsort
stringsearch

DMIPS
WMIPS
CM
BPS
BPS
BPS
BPS
BPS
BPS

PowerPC
Score
(333 MHz)
654.86
468.78
989.59
5.18
13.03
2.46
1262.63
402.74
429.55

Estimated
RAD750
Score
(200 MHz)
393.30
281.54
594.32
3.10
7.82
1.48
758.34
241.88
257.98

Best Soft
Processor
Design
MB0
LB16
MB0
LB16
MS16
MB0
LB16
MB0
MB0

Best Soft
Processor
Score
145.71
79.57
171.16
3.15
2.48
0.81
88.76
486.80
40.15

SPECRatio,
RAD750/
Soft
Processor
2.70
3.54
3.47
0.98
3.15
1.83
8.54
0.50
6.43

the RAD750 performed much better than the best soft processors on each benchmark. The
geometric mean of the SPECRatios of the RAD750’s scores to the best soft processor scores
is 2.04 on the LX110T and 2.58 on the V5QV. However, there are a couple of benchmarks,
basicmath and qsort, where the best soft processor actually outperformed the RAD750. On
basicmath, the SPECRatio of the RAD750 and the LB16 design is 0.84 on the LX110T,
while the corresponding SPECRatio on the V5QV is 0.98, giving the LB16 design only a
very slight edge. On qsort, the MicroBlaze’s lead over the RAD750 is more pronounced,
with a RAD750 to MicroBlaze SPECRatio of 0.38 on the LX110T and 0.50 on the V5QV.
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A comparison of the per MHz performance for the RAD750 and the soft processors as
given in Tables 5.22 and 5.23 tells a similar story. On the majority of the benchmarks, the
estimated per MHz performance of the RAD750 is substantially better than that of the soft
processors, but on three benchmarks (basicmath, dijkstra, and qsort) the best soft processor
has better per MHz performance.
While such results are encouraging for soft processor users, it is important to recognize
that the RAD750, although still widely used, is a venerable processor. Even though it is
well over a decade in age, the RAD750 has, on average, over 2.5 times the performance
of soft processor cores operating in a radiation-hardened FPGA. It will take higher speed
FPGA fabric and more sophisticated processor architectures to provide comparable system
performance.
Additionally, many advances in transistor technology and computer architecture have
been made since the beginning of the new millennium, making the performance gap between
today’s soft processors and current commercial hard cores an imposing one. To illustrate
this gap, one integer and one floating-point benchmark (the CoreMark and WhetstoneDP
benchmarks) were ported to a newer desktop computer in our lab which contains an Intel
Core i7-4770 processor running at 3.40 GHz with 32 GB of RAM. CoreMark was also explicitly compiled to run on a single core only, using built-in functionality in the program. After
running these benchmarks (compiling them with -O3 optimization), we obtained a score of
21413.28 for the CoreMark benchmark and 660.1 WMIPS for WhetstoneDP. The CoreMark
score is a decisive 36.0X better score than the RAD750, while the WhetstoneDP score is
a more modest 2.3X higher. Such results demonstrate that FPGA-based processors still
have a proverbial mountain left to climb if they are to approach the performance of more
contemporary hard custom processors.
Our benchmark results provide a number of valuable insights into the performance
differences between soft processor models and between soft processors and rad-hard custom
processors. The MicroBlaze appears to be a step ahead of the other processors in performance on most programs, although the LEON3 is clearly the best option for double-precision
floating-point algorithms. When performance must be balanced with area efficiency, the MicroBlaze again is the best choice, although the Cortex-M0 can be competitive in some cases.
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Table 5.22: Performance per MHz for the RAD750 and the Soft Processors Implemented in
the LX110T

Benchmark

Units

Dhrystone
WhetstoneDP
CoreMark
basicmath
bitcount
dijkstra
fft
qsort
stringsearch

DMIPS/MHz
WMIPS/MHz
CM/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz

PowerPC/
RAD750
Score
1.967
1.408
2.972
0.016
0.039
0.007
3.792
1.209
1.290

Best Soft
Processor
Design
MB0
LB16
MB0
LB16
MB0
MB0
LB64
MB0
MB0

Best Soft
Processor
Score
1.498
1.215
1.759
0.048
0.025
0.008
1.357
5.004
0.413

SPECRatio,
RAD750/
Soft
Processor
1.31
1.16
1.69
0.32
1.57
0.89
2.79
0.24
3.13

Table 5.23: Performance per MHz for the RAD750 and the Soft Processors Implemented in
the V5QV

Benchmark

Units

Dhrystone
WhetstoneDP
CoreMark
basicmath
bitcount
dijkstra
fft
qsort
stringsearch

DMIPS/MHz
WMIPS/MHz
CM/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz
BPS/MHz

PowerPC/
RAD750
Score
1.967
1.408
2.972
0.016
0.039
0.007
3.792
1.209
1.290

Best Soft
Processor
Design
MB0
LB16
MB0
LB16
MS16
MB0
LB16
MB0
MB0

Best Soft
Processor
Score
1.498
1.215
1.759
0.048
0.025
0.008
1.355
5.004
0.413

SPECRatio,
RAD750/
Soft
Processor
1.31
1.16
1.69
0.32
1.57
0.89
2.80
0.24
3.13

When we compare the soft processors against the RAD750, we find that the RAD750 usually
has far better performance, but in some cases the soft processors had surprisingly competitive scores. This, however, is due to the age of the RAD750, as a more contemporary desktop
processor has far higher performance than either the RAD750 or the soft processors.
While our results demonstrate that there is a substantial performance tradeoff between using a soft processor in a radiation-hardened FPGA and a radiation-hardened custom
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processor, this is not to say that soft processors have no role to play in space systems. The
reconfigurability of soft processors offers a number of unique benefits to users that are difficult to achieve in any other way. However, it is clear that soft processors are appropriate
in space systems when the performance requirements of the system are not the primary
concern.
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Chapter 6
Fault Injection Experiments
In addition to performance, the reliability of processors is also a major issue in space
system design. While processor reliability by itself is a rich field with many active areas of
research, our primary goal in considering it here is to develop a framework for understanding
the interaction between the performance and radiation sensitivity of soft processors. Understanding more fully the relationship between these two system parameters will aid engineers
in designing soft processor systems that better balance both of these characteristics.
To develop this understanding, we conducted a series of experiments to determine the
radiation sensitivity of our soft processor designs, using a technique called fault injection.
The results of these experiments were combined with our performance data to compare the
soft processors in terms of both performance and configuration memory radiation sensitivity.
We begin the chapter by presenting some useful background material for understanding fault
injection, outlining the basic procedure for measuring the sensitivity of a FPGA design using
this method. After this background material, a section is provided that identifies the soft
processor designs that were chosen for fault injection and how those designs were adapted
for the fault injection tests. The next section reports which of our 10 benchmark programs
were chosen for the soft processors to run during fault injection and gives the reasons for our
choices. In the final section, the results of the fault injection experiments will be discussed,
comparing the processors in terms of the number of sensitive bits and normalized sensitivity
of each design. As well, we will develop and compare our soft processors on a combined
metric for performance and radiation sensitivity.
While no in-depth discussion of the hardware and software system used to perform
the fault injection experiments is provided here, a detailed description of this system may
be found in our recent paper on the subject [74].
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6.1

Introduction to Fault Injection
Fault injection is a method for determining which configuration bits in a FPGA design

are sensitive to upset. The basic algorithm used by a fault injection system to accomplish
this goal may be described as follows:
1. A bit in the configuration memory is inverted, mimicking the effect of an SEU.
2. The FPGA design is allowed to run with the inverted bit for a given length of time to
allow the effect (if any) of the inverted bit on the design to propagate to the design’s
outputs.
3. After the specified runtime, the design is halted and its outputs (or a subset of the
outputs) are then compared with the outputs of a golden model or some set of expected
values.
4. If any of the design outputs do not match the expected outputs, the fault injector
will record the inverted configuration memory bit as a sensitive bit. The bit is then
restored to its original value, and the fault injector will begin the procedure again with
the next configuration memory bit.
5. If no discrepancy is observed between the design outputs and their expected values,
the fault injector will still complete step 4 above, but will not record the current bit
as a sensitive one [74].
Although fault injection can be used to test the sensitivity of every configuration
memory bit in a FPGA, the number of sensitive bits in a FPGA design is not a complete
measure of the reliability of such a system. The main reason for this is that fault injection
does not attempt to subject a FPGA design to all of its possible failure mechanisms. For
example, fault injection does not explore the ways in which radiation effects on the nonprogrammable components of the FPGA can cause system failure. As well, fault injection
only considers the effect of each configuration bit individually on the system. It does not
address the possibility of failure when multiple bits, each of which cannot cause system failure
by upset on its own, are upset simultaneously [74]. Despite these significant limitations, the
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number of sensitive bits in a FPGA design remains a useful figure in that it allows us
to estimate the mean time to configuration memory upset for a FPGA given some basic
information about the kind of radiation environment it will operate in (such as its orbit in
space).
6.2

Hardware Designs
The soft processor benchmarking designs MB0, LB16, and CB0 were adapted for

fault injection on the XRTC FPGA board we described in Section 3.3, which contains a
radiation-hardened V5QV FPGA. All of these soft processor designs used on-chip BRAM to
store benchmark programs. No designs using external SRAM could be ported to the V5QV
because the XRTC board used for fault injection contains no external memories. Since
only a single BRAM design was created for both the MicroBlaze (MB0) and the CortexM0 DesignStart (CB0), the designs selected for these processors were the only possible
options. For the LEON3, however, four designs (LB0, LB4, LB16, and LB64) were available,
depending on the level of caching desired. We chose the LB16 design for fault injection to
balance design size with performance. The LB16 design often had the best benchmark scores
out of the LEON3 designs, and when it was surpassed by the LB64 design, the differences
between the scores of the two designs were not usually significant. Thus, we chose LB16
to reduce extra bulk in the LEON3 fault injection design that would have made the design
more sensitive to upset without a compensatory boost to benchmarking performance.
A fourth design, based on the OpenRISC OB16 design, was also adapted for fault
injection but eventually was not used in the final experiments. The OpenRISC was excluded
for two reasons. First, this processor requires a larger BRAM memory (256 KB) than that
used by the other soft processors (128 KB). The larger BRAM memory made placement
and routing for the fault injection design created from OB16 much more difficult, preventing
the design from meeting timing with the 50 MHz input clock from the fault injector. We
attempted to adapt the fault injector to run this design at 25 MHz, but discovered some bugs
in the fault injection control hardware at this clock frequency that were not resolved upon
completion of this project (the 50 MHz version is known to operate correctly). Second, the
OpenRISC was the lowest performing of all of the soft processors on average, and therefore
85

the time and effort necessary to fix the bugs and run fault injection on it did not seem
justified when several higher performance processors are readily available.
Adapting the Soft Processor Designs to Support Fault Injection
The three chosen soft processor designs were used to create new fault injection designs
for the MicroBlaze, LEON3, and Cortex-M0 DesignStart soft processors. All three of the
new fault injection designs were organized according to the block diagram given in Figure
6.1. Two copies of the original soft processor design are instantiated in each fault injection
design. We refer to the two soft processor design copies as the DUT and GOLD processors,
since the outputs of the two designs will be compared to detect a fault. However, the GOLD
soft processor is not actually a true golden model, as it is subject to injected faults in the
same way that the DUT soft processor is1
The two soft processor copies are then modified to connect them with fault injection
hardware, allow them to begin running benchmark programs upon reset without user intervention, and to reduce bulk by eliminating peripherals that are not used when the processor
runs autonomously. The modifications involved are the same for all of the soft processors,
and consist of the following:
1. Clock management (DCMs) and reset management (debouncers, synchronizers) modules were removed from the soft processors. The fault injection controller hardware
provides external clock and reset signals for the two processors, as depicted in Figure
6.1.
2. Benchmark programs for the processors to run during fault injection were written
directly into the bitstreams or HDL code for the fault injection designs to allow the
processors to begin benchmark execution immediately after FPGA configuration. For
the MicroBlaze, the Xilinx utility data2mem was used to write the programs into
bitstreams. For the LEON3, a Gaisler utility called mkprom2 was used to rewrite
1

The assumption made here is that, since only one configuration bit is inverted at any given time, only
one of the soft processor design copies can be affected by an injected fault. If this assumption is valid, then
the soft processor that was not affected by an injected fault (whether or not the unaffected processor is the
DUT or GOLD processor) acts as a golden model for the faulty processor.
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Figure 6.1: Block Diagram for Soft Processor Fault Injection Designs

the VHDL ROM module for the processor, adding initialization values to the ROM’s
BRAMs. Xilinx CoreGen was used along with the open source program bin2coe to
initialize the memory for the Cortex-M0. The reader may consult Appendix H for
additional information on these techniques for initializing the soft processors’ memories.
3. Debug support units, JTAG communication links, and debug unit UARTs, if included
in each benchmarking design, were removed from the processors. These hardware
modules are no longer needed since the benchmark programs are written directly into
the bitstreams for the fault injection designs.
4. To verify that both soft processor design copies were operating correctly, the UART
outputs of the two processors were tied to LEDs on the V5QV FPGA board. Ideally,
we would have tied these signals to actual serial ports to verify correct output, but in
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doing so we discovered that the pins specified for UART output given in the board
schematic did not work. Instead, the UART outputs were tied to LEDs. Activity
on the LEDs was then compared with UART activity for the original benchmarking
designs. This comparison ensured that the fault injection designs’ UARTs were at least
printing program output at appropriate times.
5. Seventy-two signals from each soft processor were selected and routed from the two soft
processor design copies to a comparator module. The comparator determines, after a
set number of clock cycles following an injected fault, whether the fault has resulted
in a mismatch between the DUT and GOLD versions of the seventy-two signals. If
a mismatch is detected, the comparator sends a mismatch signal back to the fault
injection controller. Both sets of processor signals (totaling 144 bits) are also sent to
the fault injector controller for its use.
Table 6.1 reports the size in slices for each of the different fault injection designs. A
new bitfile had to be created for each benchmark in order that each design’s BRAM memories
could be initialized with each program, allowing the design to begin executing the programs
immediately after FPGA configuration. This is why an entry in the table is included for
each design running each benchmark. The LEON3 size in slices changes after the first two
benchmarks because of the bootloader ROM this processor uses. The bootloader ROM is
initialized in the VHDL code for the processor with both bootloader code for system startup
as well as a compressed version of the user’s program. After FPGA configuration, the LEON3
runs the bootloader code, which decompresses the user’s program, storing the resulting code
into RAM, and then jumps to the start of the user’s program. The mkprom2 tool used to
create the initialized bootloader ROM VHDL code was not able to compress the size of the
basicmath and qsort benchmarks down to fit in the ROM we initially used, so the ROM was
enlarged by a small amount to accommodate these benchmarks. It appears that this change
caused the placer to pack the slices more efficiently, resulting in a slightly lower slice count
for the basicmath and qsort benchmarks on the LEON3.
From the table we see that the LEON3 fault injection design is far larger than either
the MicroBlaze or Cortex-M0 DesignStart designs, about 3.5 times larger for the MicroBlaze
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Table 6.1: Sizes of the Fault Injection Designs in Slices

MicroBlaze LEON3
Dhrystone
WhetstoneSP
basicmath
qsort

3732
3732
3732
3732

13002
13002
12870
12870

Cortex-M0
DesignStart
3380
3380
3380
3380

and 3.8 times larger for the slightly smaller Cortex-M0. The larger size of the LEON3
presents more opportunities for faults to cause errors in the processor, as we will see later
when we present our fault injection results. Additionally, if we compare the sizes of the fault
injection designs with the corresponding sizes of the benchmarking designs (MB0, LB16, and
CB0) implemented in the V5QV (see Table 3.5), we find that the fault injection designs are
slightly above twice the size of benchmarking designs, which is what we expect to see.
Signals for Fault Injection Error Detection
In an ideal fault injector, the entire state of each soft processor copy would be visible,
allowing us to detect any errors caused by an injected fault on a configuration bit. However,
we are limited in the number of signals we can use to detect errors by both the number
of pins on the test FPGA as well as the size of the bus connecting the test FPGA to the
external fault injection controller. This bus is 145 bits wide on our fault injector, allowing
us to send the controller 72 signals from each soft processor copy, along with a mismatch
output identifying when there are differences between the two sets of 72 processor signals.
With a limited set of signals available to detect faults in each design copy, it is
imperative to choose a subset of the available state in the soft processor that maximizes the
coverage for possible error conditions. The signals we selected for error detection were chosen
with this goal in mind. The signals come primarily from the system bus of each processor,
as nearly all changes to the state of the processor must at some point propagate through
the system bus to their final destination (exceptions could include processor features like the
condition codes, which may be updated automatically from the results of operations in the
processor’s functional units without requiring a bus transaction).
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Table 6.2 identifies the signals chosen for each soft processor for error detection during
fault injection. The table lists each signal’s name, the width of the signal, and states the
function of the signal in the overall bus architecture for each soft processor, allowing the
selections to more easily be compared between the different processors.2

Table 6.2: Soft Processor Signals Selected for Fault Injection Error Detection
MicroBlaze
Name
Size
Purpose
microblaze 0 INSTR ADDR
16 Lower 16 bits of the instruction memory address
microblaze 0 INSTR
16 Lower 16 bits of the instruction word read from memory
microblaze 0 DATA ADDR
16 Lower 16 bits of the data memory address
microblaze 0 DATA READ
16 Lower 16 bits of the data word read from memory
microblaze 0 IFETCH
1
Read strobe for instruction memory
microblaze 0 READ STROBE
1
Read strobe for data memory
microblaze 0 WRITE STROBE
1
Write strobe for data memory
microblaze 0 BYTE ENABLE
4
Byte enables for writing data memory
LEON3
Name
Size
Purpose
ahbmi.hrdata
32 Read data from bus slaves
ahbsi.hwdata
32 Write data sent to bus slaves
ahbsi.haddr
8
Lowest 8 bits of address sent to bus slaves
Cortex-M0 DesignStart
Name
Size
Purpose
HRDATA
32 Read data from bus slaves
HWDATA
32 Write data sent to bus slaves
HADDR
8
Bits [9:2] of address sent to bus slaves

6.3

Benchmark Programs
Due to timing constraints on this project and the long duration of the fault injection

tests (many of our tests required four days or more to complete), a subset of four of our
benchmarks were chosen for the soft processors to run during fault injection: Dhrystone,
WhetstoneSP, basicmath, and qsort. Although testing the full set of benchmarks would
have given us greater insight into how soft processor configuration sensitivity changes with
different programs, our chosen subset nevertheless provides several distinct algorithms that
2

Bits [9:2] of the Cortex-M0 address signal are used since the bottom two bits of the signal are hard-coded
to zero.
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exercise the processors in different ways. Dhrystone, for example, is the only one of these
benchmarks to employ calls to malloc(), and thus is the only benchmark that makes use of
the processors’ heaps. The other integer benchmark, qsort, is used to evaluate the sensitivity
of the processors when completing sorting operations and comparing strings. The other two
benchmarks, WhetstoneSP and basicmath, each test the floating-point functionality of the
processors. WhetstoneSP is used so that a floating-point benchmark is included in our set
that uses single-precision operations exclusively, ensuring that the FPUs on the processors
will be exercised during fault injection. basicmath includes mainly double-precision floatingpoint operations, which the LEON3 will perform in hardware and the other processors will
emulate using fixed-point software routines. The variety of algorithms and operations involved in these benchmarks should be sufficient to provide a meaningful comparison of the
processors’ sensitivities when running different programs.
The benchmarks remained nearly unchanged from the versions used for performance
testing. The only modification we made was to remove all printf statements that occur
before the timed portion of the benchmarks. With the printfs included, the processors would
not have begun executing the benchmark algorithms within the 16,921 clock cycle runtime
allotted for each injected bit by the fault injection controller. This would have prevented us
from obtaining any meaningful results in comparing the sensitivity of the processors while
running different benchmarks.
All benchmarks prepared for fault injection were compiled with -O3 optimization and
all of the other flags used in the performance testing versions. The reader may consult
Appendix D for details on the specific flags we have used.
6.4

Fault Injection Results
This section presents the results of our soft processor fault injection experiments.

The three soft processors chosen for fault injection (the MicroBlaze, LEON3, and CortexM0 DesignStart) will be compared on two standard fault injection metrics: the number of
sensitive bits and normalized sensitivity per slice. The soft processors will also be compared
on a third metric unique to this study that combines performance and radiation sensitivity,
which we have named physical-temporal sensitivity.
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6.4.1

Number of Sensitive Bits
Table 6.3 presents the number of sensitive bits recorded for each soft processor when

running each of the four benchmarks selected for fault injection. It is immediately clear from
these results that the MicroBlaze is usually much less sensitive than the other processors,
with at least 100,000 fewer sensitive bits than either of the other designs on all benchmarks
except for qsort, where the Cortex-M0 has an anomalously low number of sensitive bits. It
seems reasonable based on the large size of the LEON3 design that the MicroBlaze would
have a lower number of sensitive bits, but the Cortex-M0 usually is about as sensitive as the
LEON3 and yet it is slightly smaller than the MicroBlaze.

Table 6.3: Number of Sensitive Bits in Each Soft Processor
Design When Running Each Benchmark

MicroBlaze LEON3
Dhrystone
WhetstoneSP
basicmath
qsort

214229
210915
254270
218240

352880
352423
366707
366151

Cortex-M0
DesignStart
328837
360328
374999
189022

It is difficult to know precisely what causes the Cortex-M0 to be so sensitive, as
its obfuscated HDL code gives us only a limited understanding of the microarchitecture
of this processor. One possible explanation may be found in recognizing that the LEON3
and Cortex-M0 buses are very similar (the LEON3 has an AHB bus and the Cortex-M0
has a lower performance AHB-Lite bus), so much so that the signals chosen for these soft
processors for error detection during fault injection are identical. If a bus based on the AHB
bus architecture is generally more sensitive than the bus used by the MicroBlaze, this could
help account for the high number of sensitive bits for the Cortex-M0 on the majority of the
benchmarks.
An alternative explanation for this behavior assumes that the number of sensitive
bits for the Cortex-M0 is not abnormally high, but that the number of sensitive bits for the
MicroBlaze is abnormally low. If we consult the list of error detection signals chosen for each
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fault injection design as given in Table 6.2, we see that the LEON3 and Cortex-M0 design
start are monitored for errors on the entire width of the read and write data signals for their
buses along with 8 bits of their address lines. This is not the case for the MicroBlaze, which
due to separate data and instruction buses must allocate the 72 available error detection bits
between more signals. For the MicroBlaze, we attempt to do this equally, with 16 bits each
from the read data and address lines from the instruction and data buses. It is uncertain
how our different decisions for error detection signals between the MicroBlaze and the other
processors affect the amount of errors we actually detect, and could be the cause of the lower
number of sensitive bits we observe for the MicroBlaze. Future fault injection testing with
different error detection signal choices can help clarify if this is the case.
These two theories for the drastic difference between the number of sensitive bits
for the MicroBlaze and the Cortex-M0 still do not account for the anomalous drop in the
Cortex-M0’s sensitive bits on qsort. The qsort benchmark is the simplest program out
of all four benchmarks we chose for fault injection, as it performs a fairly limited set of
string comparison and sorting operations repeatedly through many recursive function calls.
Because of its simplicity, the benchmark may not exercise the processor as fully as the other
benchmarks. If this is the case, then the subset of functional units used for qsort in the
Cortex-M0 is less sensitive than other parts of this processor. However, we do not see a
corresponding drop in the number of sensitive bits for qsort in the MicroBlaze and LEON3
results, which may call such an explanation into question.
Another surprising result is the relative consistency in the number of sensitive bits for
the LEON3 across all of the benchmarks. In Table 6.3, we see that the number of sensitive
bits for the LEON3 on the Dhrystone and WhetstoneSP benchmarks are within 500 bits of
each other, and that the basicmath and qsort numbers are within 600 bits of each other.
This consistency is unlikely given the very different operations performed by each benchmark
in each pair. Furthermore, the jump from around 352,000 sensitive bits to 366,000 sensitive
bits occurs precisely where we had to change the size of the LEON3’s bootloader ROM in
order to accommodate the larger basicmath and qsort programs.
The consistency between the benchmark results for different programs running on the
LEON3 may be an indication that the 16,921 clock cycles of run time for each injected bit
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may not be sufficient to get out of the LEON3 bootloader code and into the main loop of
our benchmarks. Future fault injection work may confirm whether this concern is valid.
6.4.2

Normalized Sensitivity per Slice
Normalized sensitivity per slice is a measure of the configuration sensitivity of a

FPGA design that attempts to account for differences between the sizes of different designs.
This metric helps to determine whether a given design is more sensitive than another merely
because it is larger or if there are certain characteristics inherent in the design that make it
more vulnerable to upset. Normalized sensitivity per slice is reported as the percentage of
bits in the design that are sensitive, and is calculated using Equation 6.1 [74]:

Normalized Sensitivity =

(Total Slices)(Sensitive Bits)
.
(Total Bits)(Used Slices)

(6.1)

Figure 6.2 graphs the normalized sensitivities for each soft processor when running
each of the four benchmarks during fault injection, using a value of 34,087,072 for the total
number of configuration bits for user logic [74] and 20,480 for the total number of slices on
the V5QV FPGA [28]. We see in the figure that the LEON3 has the lowest normalized
sensitivity of the three soft processors. As well, the smallest soft processor, the CortexM0, actually has the worst normalized sensitivity among them, where it has slightly lower
normalized sensitivity than the MicroBlaze. These results are consistent with what we know
about the sizes of the different fault injection designs. Although the LEON3 has the highest
number of sensitive bits, it is over three times the size of the MicroBlaze and Cortex-M0,
which makes the percentage of sensitive bits in the LEON3 design a smaller fraction of the
overall number of configuration bits used. The Cortex-M0, although the smallest of the
processors, typically has about as many sensitive bits as the LEON3, giving it the worst
normalized sensitivity as well.
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Figure 6.2: Normalized Sensitivity per Slice for the Soft Processor Fault Injection Designs on
Each Benchmark

6.4.3

Combining Performance and Radiation Sensitivity
An interesting trade-off exists between performance and configuration sensitivity

when designing a soft processor system for space applications. Faster processors tend to
have more complex hardware, which generally increases a processor’s area. As a processor
grows in area, the extra transistors present more opportunities for radiation to upset the
device. Thus, adding performance boosting, area intensive blocks to a soft processor may
come at a high cost in terms of greater radiation sensitivity. If the increase in radiation
sensitivity is sufficiently high, a user may be willing to sacrifice some performance if a slower
soft processor is less sensitive to upset.
While lowering the area of a soft processor reduces its radiation sensitivity by reducing
the number of sensitive bits, this is not the only way to make a processor less sensitive.
Another way this can be done is to reduce the exposure of the sensitive bits to radiation.
When the processor cannot be removed from the radiation environment itself, a similar effect
can be achieved by increasing the processor’s performance, which reduces the time spent in
critical sections of software. Therefore, increasing a processor’s performance through using
more complex hardware can have a positive or negative effect on the processor’s radiation
sensitivity.
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This relationship between performance and configuration sensitivity creates a twodimensional design space which has yet to be explored in depth. This design space is illustrated in Figure 6.3. On the horizontal axis of the design space we have the number of
sensitive bits in the processor design, which gives the physical cross section of the device to
radiation. On the vertical axis we have the exposure time in seconds of the sensitive bits
to radiation, which may be viewed as a kind of temporal cross section for the device. If we
draw a line perpendicular to the horizontal axis at the number of sensitive bits in a given
processor, followed by a second line perpendicular to the vertical axis at the exposure time
for the processor, then the area enclosed by these lines gives a combined measure of the
processor’s radiation sensitivity in both its physical cross section and exposure time. We call
this metric combining performance and radiation sensitivity physical-temporal sensitivity.
A given soft processor’s physical-temporal sensitivity is then calculated using Equation 6.2:

Physical-Temporal Sensitivity (bits · s) = (Sensitive Bits)(Exposure Time).

(6.2)

This new metric accounts for both of the goals mentioned in designing soft processors
for space: a high level of performance with a minimal number of sensitive bits. However,
making practical use of this metric requires that we clarify our definition of the radiation
exposure time of the processor. This part of the metric depends to a degree on the specific
software application the processor is running, but at its most basic, the exposure time is the
length of time during program execution in which radiation-induced faults are unacceptable.
For this study, we define the exposure time as the time taken by the soft processors to
complete the timed portion of each of our benchmark programs. Incorporating this definition
for exposure time into Equation 6.2 yields the following final equation for our soft processors’
physical-temporal sensitivity:

Physical-Temporal Sensitivity (bits · s) = (Sensitive Bits)(Elapsed Time on Benchmark).
(6.3)
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Figure 6.3: Design Space for Physical-Temporal Sensitivity

In defining the physical-temporal sensitivity of the soft processors in this way, we not
only combine performance and radiation sensitivity into a single metric, but also take into
account an important aspect of soft processor reliability: the radiation sensitivity of processors is software-dependent. Programs can exercise different functional units of a processor in
different ways for different periods of time, all of which changes the sensitivity of the processor. By defining physical-temporal sensitivity with the exposure time as the execution time
for a program, we can compare the sensitivity of multiple soft processors running different
programs as easily as if we restrict ourselves to only a single program and just compare
hardware differences.
To demonstrate how physical-temporal sensitivity may be used to compare processor designs and application programs, we now use this metric to combine the results of
our benchmarking and fault injection experiments. As a preliminary step, we convert the
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benchmark scores for the soft processors on the V5QV found in Tables 5.3 and 5.7 to equivalent runtimes in seconds. This is done using Equations 6.4 through 6.7. We have also
included the conversion equation for CoreMark (Equation 6.6) for completeness even though
CoreMark was not used in our fault injection experiments. Note that the starting variable
”Score” in these equations refers to the estimated benchmark scores for the V5QV, which
are calculated from the raw scores obtained in the benchmarking experiments using Equation 5.2 (see Appendix F for the raw scores). After obtaining the elapsed time in seconds
for each benchmark score, these elapsed times are then used in Equation 6.3 to obtain the
physical-temporal sensitivities for each soft processor running each benchmark.

1
1 DMIPS · s
·
Score (DMIPS) 1757 Dhrystones
1s
1E6 Dhrystones
=
·
Score · 1757 Dhrystones
1 run
1E6 s
=
Score · 1757

(6.4)

1
1E6 instructions
·
Score (WMIPS)
1 loop
1E6 instructions
1s
·
=
Score · 1E6 instructions
1 loop
1s
100 loops
100 s
=
·
=
Score · loop
1 run
Score

(6.5)

1
2000 iterations 1 thread
·
·
Score (CM)
1 run
1
1s
2000 iterations
=
·
Score iterations
1
2000 s
=
Score

(6.6)

Dhrystone Elapsed Time (s) =

Whetstone Elapsed Time (s) =

CoreMark Elapsed Time (s) =

MiBench Elapsed Time (s) =
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1
1s
=
Score (BPS)
Score

(6.7)

Table 6.4 presents the physical-temporal sensitvities for the MicroBlaze, LEON3, and
Cortex-M0 running each of the four fault injection bechmarks. As we compare the sensitivities of the soft processors on each benchmark in the table, we find that the MicroBlaze has
the lowest values on all benchmarks except for basicmath, where the LEON3, normally in
second place, takes the lead. The Cortex-M0 has the largest sensitivities on all benchmarks.
The MicroBlaze’s dominance on this metric is consistent with its higher performance on all
benchmarks except basicmath and its generally low number of sensitive bits. The number of
sensitive bits for the LEON3 and Cortex-M0 on these benchmarks are usually quite similar,
which gives the LEON3 an edge because of its higher performance. However, although the
LEON3 had about twice the performance of the Cortex-M0 on the qsort benchmark, the
Cortex-M0’s much lower number of sensitive bits for this benchmark gives them comparable
physical-temporal sensitivities. As this example illustrates, our combined performance and
radiation sensitivity metric accurately captures the interaction between these two system
parameters, allowing us to compare processors on their strengths and weaknesses in both
areas.

Table 6.4: Physical-Temporal Sensitivity of Each Soft Processor
Design (in bits · s) When Running Each
Benchmark on the V5QV

Dhrystone
WhetstoneSP
basicmath
qsort

MicroBlaze

LEON3

8.37E+05
1.59E+05
2.43E+06
4.48E+02

3.09E+06
4.25E+05
1.16E+05
1.47E+03

Cortex-M0
DesignStart
3.12E+06
4.93E+06
5.66E+06
1.57E+03

In this chapter we have introduced fault injection as a method for estimating the radiation sensitivity of soft processors and described experiments we conducted to determine
the radiation sensitivity of three of the soft processors in our study. Our results indicate that
the MicroBlaze is the least sensitive of the designs, but that the LEON3 is the least sensitive
per slice. We have also endeavored to combine fault injection data with benchmarking data
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on the processors to develop a new metric, physical-temporal sensitivity, to describe the
trade-offs between the performance and radiation sensitivity of soft processors. This metric
combines two attributes of soft processor designs that have historically been disjoint areas of
research. Physical-temporal sensitivity thus becomes a useful tool for future studies evaluating the performance and radiation sensitivity of soft processors, which are both important
factors influencing the design of space systems.
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Chapter 7
Conclusion
Soft processors are a versatile computing technology that offers users a number of
important benefits, especially for space applications. In this work, we have performed
benchmarking experiments on four soft processor architectures to evaluate the performance
trade-offs between the processors. Our results indicate that the MicroBlaze has the best
integer performance among the soft processors with 1.93X better performance on average
than the next fastest processor implemented on a radiation-hardened V5QV FPGA. As well,
the MicroBlaze had at least 2.23X better benchmark scores on the V5QV than any other soft
processor for floating-point benchmarks when no FPU is used. When FPUs are used, the MicroBlaze also has the best floating-point performance of the soft processors when operations
are restricted to single-precision only. However, the LEON3 dominates the floating-point
benchmarks when double-precision types are used, with 8.9X better performance on average
than the next fastest soft processor on the V5QV. When we divided these benchmark scores
by the number of FPGA slices consumed by each soft processor design, we also discovered
that the two smallest soft processors, the Cortex-M0 DesignStart and MicroBlaze, had the
best performance per slice of the four soft processors in this study.
We also used benchmarking experiments with a PowerPC 750 to estimate the performance of the rad-hard version of the same processor, the RAD750, and compared the
estimated benchmark scores for the RAD750 to the soft processors. In comparing the soft
processors to this popular rad-hard space processor, we found that the RAD750 soundly
defeated them with 2.58X better performance on average than the best V5QV soft processor
score on each benchmark. Although there were two benchmarks (basicmath and qsort) on
which the soft processors did have higher scores than the RAD750, the RAD750 performs
far better than the soft processors on wide variety of applications. Furthermore, we also
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demonstrated after running two of our benchmarks on a more recent computer that soft
processor performance is far below the capabilities of current hard processors.
Our benchmarking results comparing the soft processors with a rad-hard processor
indicate that the trade-off in performance between the two processor technologies is quite
high, making current soft processors incapable of truly competing with their rad-hard counterparts. However, the flexibility and other benefits that come with soft processors’ reconfigurability still make them a desirable option for certain applications. Soft processors are
therefore most appropriate for space systems where maximizing performance is not the chief
priority.
Finally, we conducted a number of fault injection experiments on the three highest
performing soft processors in our study, the MicroBlaze, LEON3, and Cortex-M0 DesignStart, to determine the sensitivity of each soft processor design to configuration memory
upset. We found that the MicroBlaze typically had the lowest number of sensitive bits when
running the four benchmarks chosen for fault injection, but that the LEON3 had the best
sensitivity per slice. We then developed a combined metric for soft processor performance
and configuration memory sensitivity called physical-temporal sensitivity. We used this new
metric to compare our soft processors, and found that the MicroBlaze had the best combined
performance and sensitivity when running three of the four benchmarks chosen for fault injection, while the LEON3 had the best physical-temporal sensitivity on the fourth benchmark.
Our application of physical-temporal sensitivity to our soft processors highlighted the usefulness of a combined performance and reliability metric to evaluate soft processors for use
in space and other high-radiation environments.
Future Work
This work has only begun to explore an area of research that offers many opportunities for future study. First, the world of soft processors is constantly changing, with new
architectures and features being created at a rapid pace. Since we began work on this project,
we became aware of a new open source soft processor, the RISC-V, which continues to be
actively developed and may soon be released to the public. Benchmarking and fault injection
studies on newer soft processors such as the RISC-V would be a meaningful addition to our
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work. Second, we have restricted our work to the study of soft uniprocessor systems, but
a study of soft multiprocessors could yield important insights. Soft multiprocessors would
offer greater performance than our single-core designs, and the use of multiple cores would
reveal other performance trade-offs between the different soft processor models that we have
not yet encountered. Additionally, the question remains open as to whether a better strategy for achieving maximum soft processor performance is to create a multiprocessor system
with a few large, powerful cores or a multiprocessor system with a large number of simpler,
lower-area cores.
Beyond these hardware considerations, a variety of additional programs could be
used in soft processor benchmarking, such as the commercial EEMBC or SPEC benchmarks
which are commonplace in industry. Since we have limited our study to benchmarking the
soft processors without an operating system running in the background (which is a far more
realistic use model), a benchmarking study involving Linux or another popular OS would
prove very useful for designers of soft processor systems.
Much more work could also be done with fault injection on soft processors, conducting
experiments with a wider variety of benchmark programs than we have used. Additionally,
various upset mitigation strategies or recovery techniques could be added to the processor
systems to assess which methods for protecting soft processors from upset are the most
effective.
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Appendix A
Soft Processor Configurable Options
The soft processors included in our study come with a variety of configurable options
to fine tune the hardware according to a user’s particular performance and area constraints.
These customizable options control such things as the pipeline length of the processor, the
implementation of its functional units or peripherals, and including or excluding support for
specific processor instructions.
The guiding principle behind our choices for the various soft processor options was
to always select those options which would increase the performance of the processors, even
at the cost of increased area. Only two exceptions were made to this rule. First, we made
an effort to avoid adding hardware modules that would not be useful in a single-threaded
environment with no operating system (such as a memory management unit). As well,
we never enabled the option available on some processors to instantiate quicker memory
blocks that could be accessed without the bus transaction required for normal types of
memory. Since these quicker memories essentially act as extra caches for the processor,
different levels of caching were employed in the final soft processor designs instead of adding
in these additional memories to create the same effect.
The choice to create only processor designs with the highest-performance options
available helped us achieve the goals of this thesis, but this choice also limited the scope of
our conclusions. We desire to compare the benchmark performance of a radiation-hardened
custom processor against the performance of the best soft processors currently available.
By using all of the high-performance features of each soft processor, we obtain benchmark
results that represent the upper bound of current soft processor performance. However, this
approach rests on the assumption that a single soft processor will always be used even if a
multi-core soft processor system can be constructed with lower-performance cores that offers
better performance than a single, high-performance processor. While we acknowledge that
multi-core soft processor systems may be more competitive with custom processors than our
single soft processor designs, an evaluation of the performance and reliability of such systems
is beyond the scope of this work.
We now provide a full list of the configurable options available for each soft processor
and identify the choices we made for them, allowing others to replicate our experiments with
the same hardware setup. A few of these options, such as the cache size, varied between
the different design instances for each processor. Unless otherwise indicated, the settings for
the configurable options apply to all designs for a given processor. Both the options for the
benchmarking designs and the options for the fault injection designs will be discussed.
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A.1

MicroBlaze Options

Table A.1 documents the choices we made for each configurable option in the MicroBlaze. The effect of each option on the MicroBlaze is well documented in either the
MicroBlaze Processor Reference Guide [75] or in the menus in Xilinx Platform Studio, so we
will refer the reader to these resources for greater detail on the impact of each option.
Table A.1: MicroBlaze Configurable Options

Option
Barrel Shifter
FPU
Integer Multiplier
integer Divider
Additional MSR
Instructions
Pattern Comparator
Area Optimization
Branch Target Cache
Branch Target
Cache Size
Fault Tolerance Support
FPU Exceptions
Integer Divide Exception
Instruction Side
PLB Exception
Data Side PLB
Exception
Illegal
Instruction
Exception
Generate Illegal Instruction
Exception for NULL
Instruction
Stack Protection
Unaligned Data
Exception
Stream Exception

Enable/Disable
None, Basic,
or Extended
None, Mul32, Mul64
Enable/Disable

On

Fault
Injection
Design Value
On

EXTENDED

EXTENDED

MUL64
On

MUL64
On

Enable/Disable

On

On

Enable/Disable
Enable/Disable
Enable/Disable
Default, 8, 16, 32,
64, 512, 1024, 2048
entries
Enable/Disable
Enable/Disable
Enable/Disable

On
Off
On

On
Off
On

DEFAULT

DEFAULT

AUTO
Off
Off

AUTO
Off
Off

Enable/Disable

Off

Off

Enable/Disable

Off

Off

Enable/Disable

Off

Off

Enable/Disable

Not
selectable

Not
selectable

Enable/Disable

On

On

Enable/Disable

Off

Off

Enable/Disable

Not
selectable

Not
selectable

Possible
Values
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Benchmarking
Design Value

Table A.1: Continued

Possible
Values

Option

Instruction Cache

Enable/Disable

Instruction Cache Size

64, 128, 512, 1k,
2k, 4k, 8k, 16k,
32k, 64k bytes

Instruction Cache
Line Length
Instruction Cache Writes
Use Instruction Cache
Links for All Memory
Accesses
Instruction
Cache Tags
in Distributed
RAM
Number of
Instruction
Cache Streams
Number of
Instruction
Cache Victims
Instruction
Cache Data
Width

Benchmarking
Design Value
Off for
BRAM design,
on for
SRAM designs
Design
dependent.
Matches the
sizes given
in the
design names

Fault
Injection
Design Value
Off

Not
selectable

4, 8

8

8

Enable/Disable

On

On

Enable/Disable

Off

Off

Enable/Disable

Off

Off

0 or 1

0

0

0, 2, 4, 8

8

8

32-bit, full
cacheline, or
512-bit

32-bit

32-bit

Data Cache

Enable/Disable

Data Cache Size

64, 128, 512, 1k,
2k, 4k, 8k, 16k,
32k, 64k bytes
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Off for
BRAM design,
on for
SRAM designs
Design
dependent.
Matches the
sizes given
in the
design names

Off

Not
selectable

Table A.1: Continued

Benchmarking
Design Value

Fault
Injection
Design Value

4, 8

8

8

Enable/Disable

On

8

Enable/Disable

Off

Off

Enable/Disable

Off

Off

Enable/Disable

Off

Off

0, 2, 4, 8

8

8

32-bit

32-bit

NONE

NONE

Not
selectable

Not
selectable

1, 2, 4, 8

Not
selectable

Not
selectable

1, 2, 4, 8

Not
selectable

Not
selectable

Minimal,
Read, Write,
Full

Not
selectable

Not
selectable

0 to 16

Not
selectable

Not
selectable

Enable/Disable

On

Off

0 to 8

1

1

Possible
Values

Option
Data Cache
Line Length
Data Cache Writes
Use Data Cache Links
for All Memory
Accesses
Data Cache
Tags in
Distributed RAM
Data Cache
Write-Back
Storage
Number of
Data Cache
Victims
Data Cache Data Width

Memory Management
MMU
Privileged
Instructions
MMU Data
Shadow TLB
Size
MMU
Instruction
Shadow TLB
Size
MMU Access
to Special
Registers
MMU Number of
Memory Protection
Zones
Debug Module
Debug Module Number of
PC Breakpoints

32-bit, full
cacheline, or
512-bit
None, User,
Protection,
Virtual
Full Protection,
Allow Stream
Instructions
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Benchmarking
Design Value

Fault
Injection
Design Value

0 to 4

0

0

0 to 4

0

0

Edge, Level

Not
selectable

Not
selectable

Rising, Falling

Not
selectable

Not
selectable

Various
None, Basic, or Full
0x00
0x00000000
0 to 16
PLB, AXI, or ACE
FSL or AXI

0x00000000
NONE
0x00
0x00000000
0
PLBv46
FSL

0x00000000
NONE
0x00
0x00000000
0
PLBv46
FSL

Possible
Values

Option
Debug Module Number of
Write Address Breakpoints
Debug Module Number of
Read Address Breakpoints
Edge Interrupt
or Level
Interrupt
Rising Edge
or Falling
Edge Interrupt
Reset Value for MSR bits
Processor Version Register
PVR User Bits 1
PVR User Bits 2
Number of Stream Links
Bus Interface
Stream Interface

A.2

LEON3 Options

Table A.2 gives the choices we made for each configurable option for the LEON3.
As with the MicroBlaze, the impact of each option on a LEON3 design is well-documented
elsewhere. The reader may consult the GRLIB IP User’s Guide [76] and the menus in the
LEON3 xconfig tool (part of the GRLIB hardware development tools from Gaisler) for a
detailed description of each option.
Table A.2: LEON3 Configurable Options

Benchmarking
Design Value

Fault
Injection
Design Value

Various
Various
Y/N
Y/N

Virtex-5
Inferred
N
N

Virtex-5
Inferred
N
N

Y/N

N

N

Possible
Values

Option
Synthesis
Target Technology
Memory Library
Infer RAM
Infer pads
Disable
Asynchronous
Reset
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Y/N

N

Fault
Injection
Design Value
N

Various

ML509

ML509

Various
Tech dependent
(Xilinx
DCM = 2-32)
Tech dependent
(Xilinx
DCM = 1-32)

Xilinx-DCM

Xilinx-DCM

5

5

10

10

Y/N

N

N

Y/N

N

N

Y/N

N

N

Y/N

Y

Y

1-4

1

1

2-32
(8 is the
only one
supported
by BCC and
RTEMS)

8

8

Y/N

Y

Y

2, 4,
or 5 cycles

2 cycles

2 cycles

Y/N

Not
selectable

Not
selectable

Possible
Values

Option
Enable Scan Support
Board Selection
Board Type
Clock Generation
Clock Generator
Clock
multiplication
factor
Clock division
factor
Enable Xilinx CLKDLL
for PCI clock
Disable external
feedback for
SDRAM clock
Use PCI clock as
system clock
Processor
Enable LEON3
Processor
Number of
processors
Integer Unit

SPARC Register
Windows

Implement SPARC V8
MUL/DIV Instructions
Hardware
multiplier
latency
Implement
SPARC V8e
SMAC/UMAC
instructions
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Benchmarking
Design Value

Fault
Injection
Design Value

Inferred

Inferred

Y

Y

Y/N

Y

Y

Y/N

N

N

1 or 2 cycle

1

1

0-4

1

1

Y/N

N

N

Various

0

0

Y/N
GRFPU,
GRFPU-Lite,
or Meiko
Inferred,
DW, ModGen,
Tech Specific
Simple,
Data-forwarding,
Non-blocking

Y

Y

GRFPU

GRFPU

TechSpec

TechSpec

Not
selectable

Not
selectable

Y (for all
designs
except those
without
caches)

Y

Possible
Values

Option

Multiplier
Structure

Branch Prediction
Single-Vector
Trapping
Disable tagged ADD/SUB
and CASA
Load Delay
Hardware
Watchpoints
Enable
power-down mode
Reset Start
Address
Floating-Point
Unit
Enable FPU
FPU Core
GRFPU
Multiplier
GRFPU-Lite
Controller

Inferred,
Generate
using module
generator
from NTNU,
Tech Specific
Netlist, or
Synopsis
Designware
Multipliers
Y/N

Cache System
Enable
Instruction Cache

Y/N
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Benchmarking
Design Value

Fault
Injection
Design Value

1 to 4

1

1

Way size (KB/way)

1 KB to 256 KB

Design
dependent.
Matches the
sizes given
in the
design names,
since all caches
are one-way

16KB

Line Size
(Bytes/Line)

16 (4-word),
32 (8-word)
Psuedo-random,
direct, Least
Recently Replaced,
Least
Recently Used

16 (4 word)

16 (4 word)

Random

Random

Y/N

Not
selectable

Not
selectable

Y/N

N

N

Not
selectable
Not
selectable
Y (for all
designs
except those
without
caches

Not
selectable
Not
selectable

Possible
Values

Option
Associativity (# of
instruction cache ways)

Replacement
Algorithm

Cache Locking
Enable local
instruction RAM
Local instruction RAM
size (in KB)
Local instruction RAM
start address

Various

Enable Data Cache

Y/N

Associativity (# of
data cache ways)

1 to 4

1

1

1 KB to 256 KB

Design
dependent:
Matches the
sizes given
in the
design names,
since all caches
are one-way

16KB

Way size (KB/way)
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Possible
Values

Option
Line Size (Bytes/Line)

Replacement
Algorithm

16 (4-word),
32 (8-word)
Psuedo-random,
direct, Least
Recently Replaced,
Least
Recently Used

Benchmarking
Design Value

Fault
Injection
Design Value

16 (4 word)

16 (4 word)

Random

Random

Not
selectable
Y
Y

Cache Locking

Y/N

AHB Snooping
Fast Snooping
Separate
snoop tags

Y/N
Y/N

Not
selectable
Y
Y

Y/N

N

N

0: cacheable
areas are defined
by plug&play info,
otherwise indicate
which areas to
cache

0

0

Y/N

N

N

Not
selectable
Not
selectable

Not
selectable
Not
selectable

N
Not
selectable
Not
selectable

Fixed
cacheability
map
Enable local
data RAM
Local data
RAM size (KB)
Local data RAM
start address
Memory
Management
Unit
Enable MMU

Various

Y/N

MMU Type

Split, Combined

TLB
replacement scheme
Instruction (or combined
if MMU type = combined)
TLB entries

Least Recently
Used, Increment

N
Not
selectable
Not
selectable

2 to 64
(powers of 2)

Not
selectable

Not
selectable

Data TLB entries

2 to 64
(powers of 2)

Fast write buffer

Y/N

Not
selectable
Not
selectable

Not
selectable
Not
selectable
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4K to 32K
or programmable

Not
selectable

Fault
Injection
Design Value
Not
selectable

Y/N

Y

N

Y/N

Y

Not
selectable

1 KB to 16 KB,
powers of 2

2 KB

2 KB

Y/N

Y

Not
selectable

1 KB to 16 KB,
powers of 2

2 KB

2 KB

Unavailable
without LEON3-FT

Not
selectable

Not
selectable

Y/N

N

N

Y/N

Not
selectable

Not
selectable

Y/N

N

N

pindex
of the
desired master
(0 is usually
the LEON3)

0

0

Y/N

Y

Y

Y/N

N

N

Possible
Values

Option
MMU page size
Debug
Support Unit
Enable LEON3
Debug Support
Unit
Enable
Instruction
Trace Buffer
Instruction Trace
Buffer Size (in KB)
Enable AHB
Trace Buffer
AHB Trace
Buffer Size
(in KB)
Fault Tolerance
Enable Fault Tolerance
VHDL Debug Settings
Print processor
disassembly to console
Print processor
disassembly in netlist
Use 32-bit
program counters
AMBA Configuration
Default
AHB Master
Use a
Round-Robin
Arbiter
AHB
split-transaction
support
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Benchmarking
Design Value

Fault
Injection
Design Value

Y/N

N

N

Various

FFF

FFF

Various

800

800

Y/N

N

N

Not
selectable
Not
selectable

Not
selectable
Not
selectable

Y/N

N

N

Y/N

N

N

Y/N

Y

N

Y/N

Not
selectable

N

Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable

Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable

Y/N

Not
selectable

Not
selectable

Y/N

Not
selectable

Not
selectable

Possible
Values

Option
Enable Full
Plug&Play Decoding
I/O Area start
address
AHB/APB Bridge
Address
Enable AMBA
AHB Monitor
AHB Monitor Report
AHB errors
AHB Monitor Report
AHB warnings
Write trace to
simulation console
Debug Link
Enable Serial (RS232)
Debug Link
Enable JTAG
Debug Link
Enable Ethernet
Debug Communication
Link
Ethernet/AHB bridge
buffer size (in KB)
MSB 16 bits of IP
address (hex)
LSB 16 bits of IP
address (hex)
MSB 24 bits of
ethernet number (hex)
LSB 24 bits of
ethernet number (hex)
Programmable 4-bit
LSB of MAC/IP
address
EDCL disable pin

Y/N
Y/N

1 KB to 16 KB,
powers of 2
Various
Various
Various
Various

Peripherals
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Possible
Values

Option

Benchmarking
Design Value

Fault
Injection
Design Value

LEON2
Memory
Controller

Enable LEON2
Memory Controller

8-bit PROM/SRAM
bus support
16-bit PROM/SRAM
bus support
5th SRAM chip-select

N for
BRAM designs,
Y for
SRAM designs
(all of
the memory
controller’s
own options
were set
to their
defaults)
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable

Y/N

Y/N
Y/N
Y/N

SDRAM Controller
Separate address
and data buses
64-bit SDRAM
data bus
Unsynchronized
sdclock
Enable page
burst operation
Enable programmable
page burst
MIG
memory
controller
Enable MIG
memory controller
DDR2
SDRAM
Controller

Y/N
Y/N
Y/N
Y/N
Y/N

Y/N

N
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N

Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable
Not
selectable

N
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Benchmarking
Design Value

Fault
Injection
Design Value

Y/N

N

N

Y/N

Y

Y

Various

1

1

Y/N

N
Not
selectable
Not
selectable
Not
selectable

N
Not
selectable
Not
selectable
Not
selectable

Y/N
1 KB - 4096 KB
(depends on
size of device)
Various
Y/N

Y

Y

128 KB

128 KB

400
N

400
N

Y/N

N

N
Not
selectable
Not
selectable

Possible
Values

Option
Enable DDR2
SDRAM controller
AHB Status
Register
Enable AHB
Status Register
Number of
correctable-error slaves
On-Chip ROM
Enable On-Chip ROM
ROM Size (KB)
ROM Start Address

Various

Pipelined ROM Access

Y/N

On-Chip RAM
Enable On-Chip RAM
RAM Size (KB)
RAM Start Address
Extra pipeline stage
Ethernet
Enable Gaisler Research
10/100/1000 Mbit
Ethernet MAC
Enable 1000 Mbit support

Y/N

AHB FIFO size
(in words)
UART
Enable Console
UART (UART1)

4 to 64,
powers of 2

Not
selectable
Not
selectable

Y/N

Y

Y

1 to 32,
powers of 2

4

4

Y/N

Y

Y

UART1 FIFO depth
Interrupt Controller
Enable LEON3
interrupt controller
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N
Not
selectable

Fault
Injection
Design Value
N
Not
selectable

Y/N
1 to 7

Y
1

Y
1

2 to 16

8

8

2 to 32

32

32

default is 8

8

8

Y/N

N

N

Y/N

N
Not
selectable

N
Not
selectable

N

N

Not
selectable
Not
selectable

Not
selectable
Not
selectable

Y/N
Y/N

N
N

N
N

Y/N

N

N

Y/N

N

N

Y/N

N

N

Y/N

N

N

Possible
Values

Option
Enable secondary interrupts
Secondary interrupt
number (1-15)
GPTimer
Enable Timer Unit
Number of Timers
Timer scaler width
(in bits)
Timer counter width
(in bits)
Timer unit interrupt
number
Timer unit separate
interrupts for each timer
Enable watchdog timer
Initial watchdog
time-out value
GPIO
Enable generic
GPIO port

Y/N

GPIO width

Various

GPIO interrupt mask

Various

I2C
Enable I2C master
Enable System Monitor
Keyboard and VGA
interface
Enable Keyboard/mouse
(PS2) interface
Text-based
VGA interface
SVGA graphical
frame buffer
System ACE Interface
Controller
Enable System ACE I/F
Controller

1 to 15

Various

Y/N
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Table A.2: Continued

Benchmarking
Design Value

Fault
Injection
Design Value

Currently
PCI is
not available
on ML509

N/A

N/A

Y/N

N

N

Possible
Values

Option

PCI Express
VHDL Debugging
Enable Accelerated
UART tracing

A.3

Cortex-M0 DesignStart Options

Unlike the other soft processors in our study, the Cortex-M0 DesignStart has a fixed
configuration that cannot be edited by the user. ARM only makes configuration options
available in the commercial version of this processor, the standard Cortex-M0. However, since
the synthesizeable memory that came with the Cortex-M0 DesignStart would not synthesize
with XST, we used Xilinx CoreGen to create a BRAM-based memory for the processor which
we then connected to the Cortex-M0 DesignStart’s AHB-Lite bus (documentation on how
to connect a new peripheral to the bus is given in the PDF file that comes with the ARM
Cortex-M0 DesignStart Example Design Kit [44]). The CoreGen memory we created was
highly configurable.
Table A.3 provides the configuration options we used in creating the CoreGen BRAM
memory block for the Cortex-M0 DesignStart. The significance of each option and its possible
values is described in the menus for the CoreGen Block Memory Generator. We will refer
the interested reader there for more information on these options.
Table A.3: Configurable Options for the Cortex-M0 DesignStart’s
CoreGen BRAM Memory Block

Option
Interface Type

Memory Type

Common Clock
ECC Type
Use Byte
Write Enable
Byte Size

Possible Values
Native
Single Port RAM,
Simple Dual Port RAM,
True Dual Port RAM,
Single Port ROM,
Dual Port ROM
Y/N
None, Built-in

Chosen Value
Native

Y/N

Y

8, 9 bits

8
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Simple Dual
Port RAM
Y
None
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Option
Algorithm
Port A Write Width
Port A Write Depth
Port A
Operating Mode
Port A Enable
Port B Read Width
Port B Read Depth
Port B
Operating Mode
Port B Enable
Register
Port B Output
of Memory Primitives
Register
Port B Output
of Memory Core
Load Init File
.coe File
Fill Remaining
Memory Locations
Remaining Memory
Locations (Hex)
Use RSTB pin
Output Reset
Value (Hex)

Possible Values
Minimum Area,
Low Power,
Fixed
Primitives
8 to 1024
2 to 9011200
Read First,
Write First
Always,
Use EnA pin
8, 16, 32
64, 128
Same as Port A
Write Depth
Read First,
Write First
Always,
Use EnB pin

Chosen Value
Minimum Area
32
32768
Read First
Use EnA pin
32
32768
Read First
Use EnB pin

Y/N

N

Y/N

N

Y/N

Y
Used a different
.coe file for each
benchmark

Various
Y/N

Y

Various

0

Y/N

Y

Various

0

Simulation
Read/Write Collision
Warnings

All,
None,
Warning Only
Generate-X Only

All

Disable Collision
Warnings

Y/N

N
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Option
Disable
Out of Range
Warnings

A.4

Possible Values
Y/N

Chosen Value
N

OpenRISC Options

The configurable options for the OpenRISC are not all found in the same Verilog
source file. The options given in Table A.4 below are divided between these four files:
minsoc defines.v, or1200 defines.v, adbg defines.v, and xilinx internal jtag options.v. The
OpenRISC 1200 specification [73] and these Verilog source files themselves provide documentation on the meaning of each option, and we will refer the reader to them for more
information on the impact of each possible choice.
Beyond the options pre-defined in the Verilog source files mentioned, we added two
of our own to facilitate fault injection (although the OpenRISC fault injection design was
eventually not used). The first added option, called FAULT INJECTION, turns on and off
the error detection outputs we added to the OpenRISC to hook up to the fault injector. The
second option, BLOCK RAM INIT, tells the Xilinx tools to initialize the BRAMs housing
the OpenRISC memory with data from a given program, allowing a design to immediately
begin executing a program after FPGA configuration.
Table A.4: OpenRISC Configurable Options

Benchmarking
Design Value

Fault
Injection
Design Value

Xilinx

Xilinx

Virtex5

Virtex5

Numbers 12+

16 (256 KB)

16 (256 KB)

FPGA or Generic

FPGA

None

Clock Division

No, Generic,
FPGA

FPGA

No

Clock Divisor

Natural numbers
over 1

2
(50 MHz clock)

None,
external
25 MHz clock

Reset Polarity

Positive,
Negative

Negative

Positive

Option
FPGA Manufacturer
FPGA Family
Memory
Address Width
JTAG Tap
Clock & Reset

Possible
Values
Generic, Altera,
or Xilinx
Various

Peripheral
Options
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Option
SPI Start-up
Circuit
UART
JSP (JTAG
Serial Port)
Ethernet MAC
Ethernet Reset
Dump VCD
Target FPGA
Memory

Benchmarking
Design Value

Fault
Injection
Design Value

On/Off

Off

Off

On/Off

On

On

On/Off

Off

Off

On/Off
0 or 1
On/Off
Generic,
RAMB16, RAMB4,
RAM32x1D,
Use RAM16X1D
for RAM32X1D

Off
0
Off

Off
1
Off

Generic

Generic

Possible
Values

Caches, MMUs, and
Multiplier Type
Data Cache

On/Off

Instruction Cache

On/Off

Data MMU
Instruction MMU
ASIC/GENERIC
Multiplier

On/Off
On/Off

On for all
designs except
those with
no cache
On for all
designs except
those with
no cache
Off
Off

ASIC, Generic

Generic

Data Cache Size

4KB, 8KB,
16KB, 32KB
(All 1 way)

Instruction
Cache Size

512B, 4KB,
8KB, 16KB,
32KB (All
1 way)

OR1200 Processor
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Design
dependent.
Matches the
sizes given
in the
design names
Design
dependent.
Matches the
sizes given
in the
design names

On

On
Off
Off
Generic

16 KB

16 KB
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Option
OR1200 Reset
Active Low
RAM BIST
Register Wishbone
Outputs
Register Wishbone
Inputs
No Wishbone
Bursts
Wishbone Retry
Counter Range
Wishbone Consecutive
Address Burst (OLD)
Wishbone B3
Compatible Interface
Log All Wishbone
Accesses
Enable additional
synthesis directives
(Synopsys only)
Case Default
Additional Flag
Modifiers
Implement AddC
Instructions
Implement Subtraction
Instruction
Implement Carry
Bit SR[CY]
Implement Carry
Bit SR[OV]
Implement Carry
Bit SR[OVE]
Implement Rotate
Instructions
ALU Type

Benchmarking
Design Value

Fault
Injection
Design Value

On/Off

Off

Off

On/Off

Off

Off

On/Off

On

On

On/Off

Off

Off

On/Off

Off

Off

Natural
Numbers or
Off

Off

Off

On/Off

Off

Off

On/Off

On

On

On/Off

Off

Off

On/Off

Off

Off

On/Off

On

On

On/Off

Off

Off

On/Off

On

On

On/Off

On

On

On/Off

On

On

On/Off

On

On

On/Off

On

On

On/Off

On

On

Comp1, Comp2,
Comp3

Comp2

Comp2

Possible
Values
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Option
Implement Find
First or Last ’1’
Implement cust5
Instruction
Implement Sign
Extension Instructions
Implement
Multiplier
Implement Multiply
& Accumulate
Implement Divider
Serial Multiplier
Serial Divider
Implement SP FPU
Wishbone-to-RISC
Clock Ratio
Register File RAM
Implementation
16 Registers in
Register File
Memory to Register
Alignment Type
Precalculated Load/Store
Effective Address Bits
Power Management
Debug Unit
Debug Unit
Hardware
Breakpoints
Trace Buffer
Wishbone
Sub-Module
CPU0
Sub-Module
CPU1
Sub-Module
JTAG Serial Port

Benchmarking
Design Value

Fault
Injection
Design Value

On/Off

On

On

On/Off

Off

Off

On/Off

On

On

On/Off

On

On

On/Off

On

On

On/Off
On/Off
On/Off
On/Off

On
Off
On
On

On
Off
On
On

1:1, 1:2, 1:4

1 to 1

1 to 1

TwoPort,
DualPort,
Generic

DualPort

DualPort

On/Off

Off (N/A)

Off (N/A)

mem2reg1,
mem2reg2

mem2reg2

mem2reg1

2 to 31

2

2

On/Off

Off

Off

On/Off

On

Off

On/Off

Off

Off

On/Off

Off

Off

On/Off

On

On

On/Off

On

On

On/Off

Off

Off

On/Off

On

On

Possible
Values
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Table A.4: Continued

Benchmarking
Design Value

Fault
Injection
Design Value

On/Off

On

On

On/Off

On

On

On/Off

Virtex5

Virtex5

On/Off

Off

Off

2 to 31

20

20

On/Off

On

On

13 (8 KB)

13

13

6, 7

6

6

0, 1, various
register bits

dcpu adr i[31]

dcpu adr i[31]

13 (8 KB)

13

13

6, 7

6

6

0, 1, various
register bits

0

0

On/Off

Write
Through (On)

Write
Through (On)

On/Off

Off

Off

On/Off
2 or 3

On
3

On
3

Possible
Values

Option
JTAG Serial Port
Multi-Device
High Speed Mode
JTAG Tap
FPGA Family
(Xilinx Device)
Programmable Interrupt
Controller (PIC)
Programmable Interrupt
Controller
Number of Interrupt
Inputs
Tick Timer
Enable
Tick Timer
MMU Settings
Data MMU TLB
Page Size
Data MMU TLB
Index Width
Data MMU Cache
Inhibit
instruction MMU
TLB Page Size
Instruction MMU
TLB Index Width
Instruction MMU
Cache Inhibit
Data Cache
Settings
Write Through
vs Write Back
EXPERIMENTAL Stores
from Stack Without
WriteThrough
Store Buffer
Store Buffer
Store Buffer Log
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Table A.4: Continued

Option
Store Buffer
Entries
Quick
Embedded
Memory
Quick
Embedded
Memory
QEM Byte
Select Lines
QEM Interface
Acknowledge
Configuration
Registers
Configuration
Registers
Full Address
Decode
Boot Address
OpenRISC
Boot Address
Options we added
FAULT INJECTION
(Turn on outputs
for fault
injection)
BLOCK RAM INIT
(Initialize
BRAMs with
program data)

Benchmarking
Design Value

Fault
Injection
Design Value

4 or 8

8

8

On/Off

Off

Off

On/Off

Off

Off

On/Off

Off

Off

On/Off

Off

Off

On/Off

On

On

Any Address

0x100

0x100

On/Off

Off

On

On/Off

Off

On

Possible
Values
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Appendix B
Architectural Comparison of the Processors
This appendix presents a comparison of the five processors in this study in terms
of their main hardware units. This comparison highlights some key differences between
the processors that are important for understanding our experimental results. The specific
components we will examine include the instruction pipeline, integer unit, floating-point
unit, branch predictor, caches, and the system bus.
B.1

Instruction Pipeline

A processor’s instruction pipeline manages the execution of multiple instructions at
once, enabling greater throughput. Pipeline implementations differ in three major areas: the
number of pipelines, the number of stages per pipeline, and whether or not the execution of
instructions out of program order is allowed. The use of multiple pipelines, more stages per
pipeline, and out of order execution will all increase a processor’s instruction throughput,
but at the cost of additional area [72].
The four soft processors each have a single instruction pipeline that executes instructions in program order, but they differ in the number of stages in the pipeline. The
Cortex-M0 DesignStart has a three-stage pipeline [77], the MicroBlaze and OpenRISC each
have five stages [75],[78], and the LEON3 has an even larger seven-stage pipeline [37].
By contrast, the instruction pipeline for the RAD750 is much more sophisticated.
This processor employs dual, five-stage pipelines with out-of-order instruction execution to
boost performance [79]. These features grant the RAD750 a distinct advantage over the soft
processors, allowing it to complete two instructions per clock cycle and to more efficiently
use the pipeline while waiting for instruction operands to become available.
B.2

Integer Unit

A processor’s integer unit performs arithmetic and logical calculations on integer
operands. While determining the desired results for such calculations is straightforward, the
algorithms and hardware used to obtain these results vary widely. For example, a hardware
multiplier can be implemented serially, as a fully parallel circuit, or anywhere between these
two extremes. Such varied options provide engineers with a large design space from which
to select an implementation that will meet their specific needs.
While the five processors all include an ALU that performs basic addition, subtraction, and logical operations within a single clock cycle, they have different latencies for more
complicated integer instructions. Table B.1 presents the latencies for the five processors’
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Table B.1: Soft Processor and RAD750 Instruction Latencies for Integer Instructions
that Require Multiple Clock Cycles [75, 76, 81, 73, 79]

MicroBlaze LEON3
Multiply
1
2
Multiply High
1
N/A
Multiply-Accumulate
N/A
2
Divide
32
35

Cortex-M0
32
N/A
N/A
N/A

OpenRISC
3
N/A
1-3
32

RAD750
2-5
2-6
N/A
19

integer instructions that require more than one clock cycle to complete.1 As we can see from
this table, the RAD750 is the clear leader in division, but has longer latencies for multiplication than the MicroBlaze. The MicroBlaze leads the soft processors in both multiplication
and division, but the addition of a multiply-accumulate instruction for the LEON3 and the
OpenRISC may help those processors close the gap in more computationally intensive code.
The MicroBlaze integer unit also contains a unique functional block not found in the
other processors, which is called a pattern comparator. This block implements instructions
that perform tasks such as comparing the bytes in two registers to find a match or counting
the leading zeros in a word. Such operations can help accelerate string processing [75, 80].
From our review of the integer units of the processors, we can see that there is not a
overall winner in terms of instruction latency, but the MicroBlaze and RAD750 have clear
advantages on multiplication and division, respectively. The Cortex-M0 DesignStart, however, is a clear loser for integer multiplication and division, as it has only a serial multiplier
and lacks a division instruction entirely.
B.3

Floating-Point Unit

Floating-point units or FPUs are optional hardware blocks that enable support for
floating-point operations in hardware instead of emulating them in software. Due to the
complexity of floating-point operations, which typically require multiple clock cycles to complete, FPUs are often pipelined. A floating-point unit may share the instruction pipeline
with the integer unit, or it may operate as a coprocessor with its own pipeline and register
set.
All of the five processors except for the Cortex-M0 include a floating-point unit. The
LEON3 and RAD750 each have a pipelined FPU which supports both single- and doubleprecision floating-point instructions. Although the RAD750 has dual instruction pipelines,
it has only a single FPU. The RAD750 additionally is the only one of the five processors
to support denormalized values; all of the other processors generate an underflow exception
for a denormalized result. The MicroBlaze and OpenRISC have simpler FPUs that are not
pipelined and support only single-precision operations [75, 76, 73, 79].
1

Note however that the LEON3 multiply and multiply-accumulate instructions are pipelined, allowing
the multiplier to take a new instruction every clock cycle.

134

Table B.2 presents the latency and issue rate for each of the floating-point instructions These are reported as an ordered pair: the latency in clock cycles is given first, followed
by the issue rate in clock cycles. The MicroBlaze and OpenRISC FPUs are not pipelined,
but their issue rates are still given along with the latencies for consistency.
2

Table B.2: Soft Processor and RAD750 Instruction Latencies and Issue Rates for
Floating-Point Instructions [75, 76, 73, 79]

Add
Subtract
Multiply (float)
Multiply (double)
Divide (float)
Divide (double)
Compare
Convert to Float
Convert to Int
Square Root (float)
Square Root (double)
Reciprocal Sqrt (double)

MicroBlaze LEON3
4, 4
4, 1
4, 4
4, 1
4, 4
4, 1
N/A
4, 1
28, 28
16, 16
N/A
17, 17
1, 1
4, 1
4, 4
4, 1
5, 5
4, 1
27, 27
24, 24
N/A
25, 25
N/A
N/A

OpenRISC
10, 10
10, 10
38, 38
N/A
37, 37
N/A
2, 2
7, 7
7, 7
N/A
N/A
N/A

RAD750
3, 1
3, 1
3, 1
4, 2
17, 17
31, 31
3, 1
N/A
3, 1
N/A
N/A
3, 1

In reviewing the table, we find that the RAD750 is faster on most floating-point
instructions than the soft processors, although the MicroBlaze has faster comparison and
the LEON3 has much faster division. Among the soft processors, the LEON3 has the best
performance, due both to having the only pipelined FPU among them and also to fast
division and square root hardware. The OpenRISC FPU is far slower than any of the other
processors, although it can still offer a performance advantage to the OpenRISC over the
Cortex-M0, which must perform all floating-point operations in software.
B.4

Branch Predictor

A branch predictor is a hardware module that predicts the outcome of conditional
branch instructions, allowing the processor to continue executing while the branch outcome
is being determined. The predictor also includes functionality to correct mispredictions. If
the prediction algorithm is fairly accurate, a branch predictor can greatly enhance processor
performance [72].
Branch prediction strategies generally fall into two broad categories: static prediction
and dynamic prediction. Static prediction assigns a fixed predicted outcome to each branch
2

The RAD750 FPU actually supports a number of additional instructions, such as absolute value and
combined multiply/add or multiply/subtract, but we limit our discussion here to basic operations.
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that does not change over time. Dynamic prediction, on the other hand, maintains a history
of whether each branch in the program was taken or not taken, and the predicted outcome
of each branch adjusts based on its history [72].
Each of the processors in this study uses a different branch prediction scheme. The
MicroBlaze uses dynamic branch prediction, which includes a direct-mapped branch target
cache with up to 512 entries for quickly obtaining branch target addresses after they are taken
the first time. The LEON3 has very simple static prediction that assumes that all branches
will always be taken. The Cortex-M0 and OpenRISC both have no branch prediction,
but the OpenRISC includes a delay slot in its pipeline to keep the pipeline filled when
conditional branches are encountered. Finally, the RAD750 can use either static or dynamic
prediction by selecting the desired option with a system register bit. The RAD750 static
prediction strategy relies on the compiler setting a hint bit in each branch instruction to
tell the processor the predicted outcome. The dynamic prediction strategy for the RAD750
includes a four-way set associative branch target cache with 64 entries [75, 76, 81, 73, 79].
Dynamic branch prediction can enhance processor performance greatly for programs
with complex control flow. The dynamic predictors included in the MicroBlaze and RAD750
give these processors a distinct advantage over the others for these kinds of programs.
B.5

Caches

Cache memories provide processors with quick access to recently used data and instructions, boosting performance by removing the overhead involved in fetching these data
or instructions from main memory. Larger caches with greater associativity can improve
performance, but require more complex hardware and greater area.
The soft processors and the RAD750 use a number of different cache designs. The
MicroBlaze can be configured to use instruction and data caches when an external memory
is used, but the processor requires no caching when only FPGA BRAM is used to store
programs. The cache sizes are configurable, but both caches are always direct-mapped [75].
The LEON3 employs separate instruction and data caches whose size and associativity can be
configured by the user. The cache configurations are entirely independent of each other [37].
The Cortex-M0, unlike the other processors, has no caching of any kind [77]. The OpenRISC
can be configured with direct-mapped instruction and data caches with configurable sizes
[73]. Finally, the RAD750 includes 32 KB, eight-way set associative L1 caches and a unified,
two-way set associative L2 cache that can be up to 1 MB in size.
B.6

System Bus

The system bus connects a processor to its peripherals and enables the transfer of
control signals and data between them. Bus architectures differ in a number of different
characteristics, including operating frequency, arbitration techniques for handling accesses
by multiple bus masters, and which signals on the bus are synchronous with each other [82].
Our five processors use a variety of buses to connect to other hardware. The MicroBlaze has separate instruction and data buses that can be implemented using the AXI or PLB
protocol, depending on the target FPGA. An additional Local Memory Bus (LMB) is used
to connect with FPGA BRAM. The LEON3 uses a single AMBA AHB 2.0 bus that can
also interface with a simpler AMBA APB bus for peripherals that do not require AHB burst
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transactions. The Cortex-M0 uses a simpler version of the AHB protocol called AHB-LITE
that also does not support burst transactions. The OpenRISC uses separate data and instruction buses with a Wishbone architecture. Finally, the RAD750 uses an older IBM bus
architecture called 60x for its interconnect [75, 76, 81, 73, 79].
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Appendix C
Benchmark Execution Timing
This appendix discusses how we set up the hardware timers on the soft processors
to record the execution time of the benchmark programs as accurately as possible. We will
also endeavor to calculate a bound on the error in our measurements.
The time taken by each soft processor to complete each benchmark was measured
using the simple timer peripherals included in each processor’s system-on-chip design. Our
decision to use only single-threaded, bare-metal programs as benchmarks greatly simplified
these measurements, since without multi-threading the CPU time spent executing the benchmark is equal to the elapsed real time from the beginning of timed portion of the benchmark
to its end. Thus, our strategy for timing benchmarks on the soft processors was simply to
record the timer values before and after the main benchmark code and take their difference.
As a further simplification, the timer was always reset to zero (if the soft processor’s timer
unit was an incrementing counter) or its maximum value (for a decrementing counter) before
the start of the main benchmark code.
This strategy for timing our benchmark programs requires that we handle only a
single special case: timer overflow. For all of the processors, timer overflow was handled
by calling a interrupt routine that incremented a global variable and then reset the timer.
The global variable, which after the benchmark finished would represent the number of full
timer periods completed, would then be multiplied by the period of the timer and added to
difference between the timer values at the start and end of the benchmark, giving us the
following equation:
Elapsed Time = (Timer Value At End) − (Timer Value At Beginning)
+ (Timer Period) ∗ (Full Periods Completed).
While using an interrupt routine to handle timer overflow allows us to time longer
benchmarks, each call to the interrupt routine introduces error into the measured time since
benchmark execution stops until the interrupt routine is completed. Fortunately, overflow
interrupts were typically rare, since the soft processors we studied had timer units with
relatively long periods. The effect of each call to the interrupt routine on the elapsed time
we measured was also minimized due to the simplicity and brevity of the interrupt routine.
We will now discuss the timer setup for each soft processor individually, and develop
an error bound on the measured execution of time of benchmarks for each of them.
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MicroBlaze
The MicroBlaze timer unit can include up to two 32-bit incrementing counters that
are clocked at the same rate as the processor itself [75]. For our purposes, all MicroBlaze
designs required only a single timer. The steps used to configure the timer at the beginning
of each benchmark program included the following:
1. Register the interrupt handler for the timer with the MicroBlaze’s interrupt vector
table
2. Set the timer’s load register to zero
3. Write the timer’s control/status register to turn on the timer’s interrupt, configure the
timer as an up counter, and put it in generate mode with auto-reload (the timer will
generate an interrupt when it overflows, reloading the value in the load register and
then counting up again automatically)
4. Reset the counter to zero by setting the load bit in the control/status register and then
clearing this bit
5. Enable interrupts globally on the MicroBlaze
The MicroBlaze timer interrupt performs two simple operations. First, the global
variable tracking the number of complete timer periods completed during benchmark execution is incremented. The interrupt bit in the timer module is then cleared to acknowledge
the interrupt, causing the timer to reload zero from the load register to begin timing another
period. As the only source of interrupts in our MicroBlaze system-on-chip designs was the
timer module, we did not need to disable interrupts globally for the MicroBlaze during the
interrupt routine, which helped to reduce overhead from handling interrupts.
Since the MicroBlaze timer uses the full 32-bit width of the timer register as its
interrupt period, a timer interrupt will occur only every 232 − 1 clock cycles, which with our
50 MHz clock gives a full timer period of (232 − 1)(1/(5 · 107 ))s = 85.899 s. This extended
timer period was long enough to allow all of the benchmarks to run without an overflow
interrupt on the MicroBlaze. The only benchmarks that required additional time were the
basicmath and dijkstra benchmarks running on the MicroBlaze MS0 design.
Using the timer period given above, we may write the equation for the execution time
of a benchmark on the MicroBlaze as follows:
Elapsed Time = (Timer Value At End) − (Timer Value At Beginning)
+ (85.899) ∗ (Full Periods Completed).
The bound on the error introduced by timer control and interrupts is then given by the sum
of the overhead from starting and stopping the timer and the overhead from each overflow
interrupt:
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Error Bound = Start/Stop Error + Interrupt Error
Elapsed Time
= Start/Stop Error +
· Time to Handle 1 Interrupt
Timer Period
Elapsed Time
= Start/Stop Error +
· Time to Handle 1 Interrupt.
85.899 s
Starting and stopping the timer for the MicroBlaze requires a three step process:
reading the current value in the control register, setting a bit in the value read, and writing
the new value back to the same register. This can be done using three assembly instructions
that each take a single cycle to complete, leading to a total start/stop error of (1 s/(5 · 107 )) ·
6 = 120 ns. The time required to handle 1 interrupt is likewise is a small amount, but is
somewhat greater due to the overhead of entering and exiting the interrupt routine. Given
the infrequency of the overflow interrupt however, this overhead is very small compared to
the overall runtime and does not significantly affect our results.
LEON3
The LEON3 timer unit can be configured with up to three decrementing timers that
share a common prescaler block. The prescaler determines the fraction of the processor
clock with which the timers are clocked. By default the timer units are 32-bit, but they can
optionally be extended to 64 bits [76]. As with the MicroBlaze, only a single, 32-bit timer
was used in our LEON3 designs. The prescaler block does not allow the user to clock the
timers at the same rate as the processor, so we configured it to clock the timers at half the
processor clock rate to maximize the timer resolution. The steps we used to configure the
LEON3 timer for use in our benchmark programs are given below.
1. Set the prescaler to clock the timer at half the clock rate of the processor
2. Write the timer configuration register to allow the timer to be stopped by the LEON3
debugger
3. Set the timer load register to its maximum value (so as to use the full period of the
decrementing timer)
4. Write the timer control register to set the timer width to 32 bits, clear the interrupt
bit, enable the timer interrupt, load the timer counter register with the load register
value, and set the timer to automatically reload the load register value on underflow
5. Clear the load bit in the timer control register to stop loading the counter register with
the value in the load register
6. Register the interrupt handler with the LEON3
The LEON3 timer interrupt handler performs the same operations as in the MicroBlaze handler: increment a global variable when the timer rolls over to mark the completion
of one timer period and then clear the interrupt. With a 32-bit timer clocked at 25 MHz, the
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full period of the LEON3 is then calculated to be (232 − 1) · (1 s/(2.5 · 107 )) = 171.799 s. This
timer period was so long that the only time the underflow interrupt was actually needed was
for the basicmath benchmark running on the LS0 design with the FPU disabled. Using this
timer period, we then may write the execution time for a benchmark on the LEON3 as:
Elapsed Time = (Timer Value At End) − (Timer Value At Beginning)
+ (171.799) ∗ (Full Periods Completed).
The bound on the error in the elapsed time is then given by the sum of the overhead from
starting and stopping the timer, the overhead from each overflow interrupt, and a single
clock cycle of uncertainty (since the timer is clocked at half the clock rate of the processor):
Error Bound = Start/Stop Error + Interrupt Error
Elapsed Time
· Time to Handle 1 Interrupt ± 1 cycle
= Start/Stop Error +
Timer Period
Elapsed Time
= Start/Stop Error +
· Time to Handle 1 Interrupt ± 20 ns.
171.799 s
As with the MicroBlaze, the code required to start and stop the timer and the interrupt
routine itself are both very simple and introduce a negligible error into our recorded execution
times.
Cortex-M0 DesignStart
The Cortex-M0 timer module contains only a single decrementing 32-bit timer that
can be clocked at the same clock frequency as the processor or two other fractions of the
processor clock rate. The steps taken in our benchmark code to configure the timer are as
follows:
1. Write the timer control register to set the clock rate to match the processor and put it in
free-running mode (Reloads its maximum value on underflow and continues counting.
This also enables the timer interrupt)
2. Set the timer load register to its maximum value
3. Load the timer counter register with the load register value to initialize the timer
4. Enable interrupts for the processor
The benchmark code did not need to register the timer interrupt handler with the
processor because this step was performed by adding the handler to the interrupt vector table
in an assembly file compiled with each Cortex-M0 program. The timer interrupt consisted
of the same usual steps: incrementing a global variable recording the number of completed
timer periods and then clearing the timer interrupt.
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With a 32-bit timer clocked at 50 MHz like the processor itself, the timer period for
the Cortex-M0 matched that of the MicroBlaze at (232 − 1)(1/(5 · 107 ))s = 85.899 s. Its
execution time and error bound equations are also identical to those for the MicroBlaze:
Elapsed Time = (Timer Value At End) − (Timer Value At Beginning)
+ (85.899) ∗ (Full Periods Completed).

Error Bound = Start/Stop Error + Interrupt Error
Elapsed Time
= Start/Stop Error +
· Time to Handle 1 Interrupt
Timer Period
Elapsed Time
· Time to Handle 1 Interrupt.
= Start/Stop Error +
85.899 s
The interrupt term for the Cortex-M0 error bound was usually zero for our benchmarking tests, since the Cortex-M0 CB0 design was able to run all of the benchmarks except
one optimization level of CoreMark and all optimization levels of WhetstoneDP within a
single timer period. Furthermore, the simplicity of the Cortex-M0 code to start and stop the
timers introduces a negligible amount of error into our execution times for this processor.
OpenRISC
The OpenRISC timer module includes a single incrementing 32-bit timer, but this
timer only allows for a 28-bit period between timer interrupts. It can also be configured to
either stop on overflow or to continue counting again from zero [73]. The steps taken in our
benchmark code to configure the timer are given below:
1. Write the timer mode register to set the timer’s period to 0xfffffff (28 bits) and enable
its interrupt
2. Clear the timer counter register (for some reason this is not done on reset)
3. Write the timer exception enable bit in the OpenRISC supervisor register (the processor
treats timer interrupts as exceptions instead of standard interrupts)
4. Register the interrupt handler for the timer with the OpenRISC
The OpenRISC timer interrupt handler matches that for the other processors: increment a global interrupt counter variable giving the number of completed timer periods and
clear the timer interrupt. However, the 28-bit timer period greatly increases the frequency of
interrupts, which now occur after a maximum timer period of (228 −1)(1/(5·107 ))s = 5.369 s.
The elapsed time for a benchmark running on the OpenRISC is then given by the equation:
Elapsed Time = (Timer Value At End) − (Timer Value At Beginning)
+ (5.369) ∗ (Full Periods Completed).
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The short timer period required the OpenRISC to handle timer overflow on most
benchmarks, introducing more error into its execution times than those for the other processors. The bound on the error for our measured execution times for the OpenRISC is given
by:
Error Bound = Start/Stop Error + Interrupt Error
Elapsed Time
· Time to Handle 1 Interrupt
= Start/Stop Error +
Timer Period
Elapsed Time
= Start/Stop Error +
· Time to Handle 1 Interrupt.
5.369 s
Although the timer period is significantly smaller than that for the other processors,
the time required to start and stop the timer and to handle the timer interrupts is still very
small compared to a single clock period, which keeps the error in our execution times low.
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Appendix D
Software Tools and Settings
This appendix describes the software development tools used in porting the benchmarks to the soft processors and the PowerPC 750, as well as the flags we used when
compiling the benchmarks. This information allows others to repeat our experiments with
the same software settings and optimizations used in creating our benchmark binaries.
D.1

Software Development Tools

Table D.1 summarizes the different software development and debugging tools used
in porting the benchmarks to the soft processors. Unlike the software tools for the other
processors, the toolchain for the OpenRISC was compiled from its source code. We used
the latest development version of the OpenRISC GNU Toolchain, based on GCC 4.9.0, for
compiling benchmarks for that processor. As the toolchain continues to be revised from
time to time, the git hash codes we used to check out the source code are 7de5823c0f for the
source libraries repository (or1k-src) and c729a0dbac for the gcc repository (or1k-gcc). Two
simple changes were made to the OpenRISC toolchain code before compilation:
1. The OpenRISC toolchain assumes that the processor will have a fixed stack size of 64
KB and a fixed exception stack size of 8 KB (the exception stack is used for exception
and interrupt handlers). The code was edited to make the stack sizes user-configurable
by defining the sizes in a C header file.
2. The configure.host file was edited to compile the toolchain with multi-threading support off, since all benchmarks ran without an operating system.
The lack of a debugger for the Cortex-M0 DesignStart greatly complicated our work in
porting the benchmarks to this processor and running them on it, but we devised a system
for debugging that enabled us to accomplish both of these tasks. Without a convenient
means of initializing the Cortex-M0 memory space with a program after FPGA configuration,
any change to benchmark code required a new Cortex-M0 bitfile in order to test the new
code. The easiest way we found to initialize the Cortex-M0 memory (a module we created
using Xilinx CoreGen) was to specify the contents of the memory in CoreGen using a .coe
file. A convenient software utility for converting .bin files (the output of Keil µVision after
compilation) to .coe files, Bin2Coe [83], was used to convert our programs to .coe format.
After adding a .coe file to the Cortex-M0 memory module in CoreGen, the Xilinx tools could
be run on the full processor design to obtain a final bitfile with the updated code included.
While no hardware debugger module is included in the Cortex-M0 DesignStart and
all but the top level Verilog files are obfuscated, the designers of this processor included a
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Table D.1: Software Tools Used for Soft Processor Benchmarking

Cortex-M0
DesignStart
Keil
µVision
5.11.0.0
Armcc
5.04.0.49
(Eval)
ArmLink
5.04.0.49
(Eval)

MicroBlaze

LEON3

Xilinx SDK, 14.7
Build SDK P.
20131013

Eclipse Helios
with LEON
IDE 1.4.13

Compiler

mb-gcc 4.6.4

sparc-elf-gcc 3.4.4

Linker

mb-ld 4.6.4

sparc-elf-ld 3.4.4

mb-gdb
7.4.50.20120403
LibXil,
Standalone 3.11.a

GRMON
v2.0.45 (Eval)

None

or1k-elf-gdb 4.9.0

Newlib 1.13.1

ARM C
Standard Library

Newlib 2.0.0

SDK

Debugger
C Library

OpenRISC 1200
None

or1k-elf-gcc 4.9.0

or1k-elf-ld 4.9.0

signal interface that can be used to examine its register file and other processor state. To
debug our benchmark code on this processor, we connected this signal interface to a Xilinx
ChipScope module, which allowed us to view the effect of each instruction in our programs as
it executed. Once all bugs in the benchmark programs were fixed, the ChipScope module was
removed from the design so that the number of FPGA resources consumed by the Cortex-M0
DesignStart could be accurately determined.
Table D.2 summarizes the software tools used to build the PowerPC benchmark
programs.

Table D.2: PowerPC Software Development Tools

Tool
SDK
Compiler
Linker
Resource Compiler
Debugger

D.2

Description
Macintosh Programmer’s Workshop 3.5
MrC 4.1.0f1c1
PPCLink
Rez
None

Compiler Settings

Compiler options can play a major role in benchmark performance. The compiler
settings we have used for each of the processors in this study are given here, and their
significance is explained. In some cases, the compiler options included paths to libraries
145

or other resources that were dependent on the target hardware design (for example, Xilinx
SDK creates a board support package for each MicroBlaze design that includes libraries
optimized specifically for that design’s hardware features). For such options, a generalized
label surrounded by angle brackets is given, and the specific resources the label represents
are described. Information is also given on which benchmarks used each of these irregular
options.
D.2.1

MicroBlaze

Compiler Flags
Benchmarks for the MicroBlaze were compiled using the mb-gcc compiler, version
4.6.4. Table D.3 lists the compiler flags used to build the benchmarks, whether each flag is
used with all benchmarks or only some of them (if the flag is not used with all benchmarks,
the benchmarks that use it are listed), and the effect of the flag on the compilation process.
Each MicroBlaze C source file was compiled with the flags given in the table using the
following generalized compiler command: ”mb-gcc (flags) (Path to C source file).”
Table D.3: MicroBlaze Compiler Flags

Flag

Benchmarks that
Use the Flag

-Wall

All Benchmarks

-O#

All Benchmarks

-g3

All Benchmarks

-c

All Benchmarks

-fmessage-length=0

All Benchmarks

-I../../<board support
package name>
All Benchmarks
/microblaze 0/include
-mxl-barrel-shift

All Benchmarks

-mxl-pattern-compare

All Benchmarks

-mno-xl-soft-div

All Benchmarks
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Significance
Turns on all
warning messages
Optimization level.
# is a number 0 to 3.
Debugging level.
We always used the
maximum setting, g3.
Compile, do not link
(this is done in a
separate linker command)
Put each error message
on its own line, do not
line wrap.
Include path for the MicroBlaze
libraries. The path is dependent
on the name of the XPS board
support package for your
project.
Generate barrel shifter
instructions
Generate pattern comparator
instructions
Generate hardware divide
instructions

Table D.3: Continued

Flag

Benchmarks that
Use the Flag

-mcpu=v8.20.a

All Benchmarks

-mno-xl-soft-mul

All Benchmarks

-mxl-multiply-high

All Benchmarks

-mhard-float

All floatingpoint benchmarks
(WhetstoneDP,
WhetstoneSP,
basicmath, fft)

-mxl-float-convert

All floating-point
benchmarks

-mxl-float-sqrt

All Benchmarks

-Wl,--norelax

All Benchmarks

-ffunction-sections

All Benchmarks

-fdata-sections

All Benchmarks

-MMD

All Benchmarks

-MP

All Benchmarks
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Significance
Tells the compiler the
MicroBlaze IP version, which
can enable certain instructions
to take advantage of
hardware features.
Generate multiply
instructions
Enables the multiply high
instruction, which can be used
with the 64-bit multiplier.

Generate FPU instructions

Generate float/int and
int/float conversion
instructions
Generate square root
instructions
Pass ”--norelax” as a command
to the linker. --norelax tells the
linker to not perform global
optimizations that become
possible once program
addresses are resolved.
Place each function in its
own section in the output file
Place each data item in its own
section in the output file
Create a list of
dependencies in a .d file,
not including system header
dependencies
Add a phony target for each
dependency other than the
main file. This lets you
remove header files without
needing to update the
Xilinx SDK Makefile.

Table D.3: Continued

Flag

Benchmarks that
Use the Flag

-MF <Dependency
File Name>.d

All Benchmarks

-MT <Dependency
File Name>.d

All Benchmarks

-o <Desired path to
output .o file>

All Benchmarks

Significance
Specifies the name of the
output .d file
Sets the target of the
rule emitted by
dependency generation
Sets path/name for compiler
.o output file

Linker Flags
Table D.4 gives the flags used when linking the MicroBlaze benchmarks, following
the same format as Table D.3 did for the compiler flags. Each benchmark was linked using
the following generalized linker command ”mb-gcc (flags) (List of .o files to link) (Additional
flags).”
Table D.4: MicroBlaze Linker Flags

Flag
-Wl,-T
-Wl,../src/lscript.ld

-L../../<board support
package name>/
microblaze 0/lib
-mxl-barrel-shift
-mxl-pattern-compare
-mno-xl-soft-div

–mcpu=v8.20.a

Benchmarks that
Significance
Use the Flag
Use a custom linker script
All Benchmarks
Provides the path to the
custom linker script (this
All Benchmarks
flag MUST follow the
-Wl,-T flag)
Gives the linker the
directory to search under
All Benchmarks
for all libraries you wish
to include
Generate barrel shifter
All Benchmarks
instructions
Generate pattern comparator
All Benchmarks
instructions
Generate hardware divide
All Benchmarks
instructions
Tells the compiler the
MicroBlaze IP version, which
can enable certain instructions
All Benchmarks
to take advantage of
hardware features.
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Table D.4: Continued

Flag

Benchmarks that
Use the Flag

-mno-xl-soft-mul

All Benchmarks

-mxl-multiply-high

All Benchmarks

-mhard-float

All floatingpoint benchmarks
(WhetstoneDP,
WhetstoneSP,
basicmath, fft)

-mxl-float-convert

All floating-point
benchmarks

-mxl-float-sqrt

All Benchmarks

-Wl,--norelax

All Benchmarks

-Wl,--gc-sections

All Benchmarks

-o <Application Name>.elf All Benchmarks

-Wl,--start-group,-lxil,
-lgcc,-lc,–end-group

D.2.2

All Benchmarks

Significance
Generate multiply
instructions
Enables the multiply high
instruction, which can be used
with the 64-bit multiplier.

Generate FPU instructions

Generate float/int and
int/float conversion
instructions
Generate square root
instructions
Tells the linker to not
perform global
optimizations that become
possible once program
addresses are resolved.
Perform garbage collection
on output file sections,
eliminating dead code
Gives the name of the
output .elf file. The list of
.o files to link comes after
this flag.
Tells the linker to
repeatedly search for
symbol definitions in the
MicroBlaze libraries libxil.a,
libgcc.a, and libc.a until all
symbols are resolved.

LEON3

Compiler Flags
Benchmarks for the LEON3 were compiled using the sparc-elf-gcc compiler, version
3.4.4. Table D.5 lists the compiler flags used to build the benchmarks, whether each flag is
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used with all benchmarks or only some of them (if the flag is not used with all benchmarks,
the benchmarks that use it are listed), and the effect of the flag on the compilation process.
Each LEON3 C source file was compiled with the flags given in the table using the following
generalized compiler command: ”sparc-elf-gcc (flags) (Path to C source file).”
Table D.5: LEON3 Compiler Flags

Flag

Benchmarks that
Use the Flag

-Wall

All Benchmarks

-O#

All Benchmarks

-g3

All Benchmarks

-c

All Benchmarks

-fmessage-length=0

All Benchmarks

-mcpu=v8

All Benchmarks

-msoft-float

All floatingpoint benchmarks
(WhetstoneDP,
WhetstoneSP,
basicmath, fft)

-DITERATIONS=2000

CoreMark

-o <Desired path to
output .o file>

All Benchmarks

Significance
Turns on all
warning messages
Optimization level.
# is a number 0 to 3.
Debugging level.
We always used the
maximum setting, g3.
Compile, do not link
(this is done in a
separate linker command)
Put each error message
on its own line, do not
line wrap.
Tells the compiler that
the LEON3 is a SPARCV8
processor, which causes
the compiler to generate
hardware multiply and divide
instructions.
Turns off hardware
floating-point
instructions
Defines the number of
CoreMark iterations to run
to be 2000
Sets path/name for compiler
.o output file

Linker Flags
Table D.6 gives the flags used when linking the LEON3 benchmarks, following the
same format as Table D.5 did for the compiler flags. Each benchmark was linked using the
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following generalized linker command ”mb-gcc (flags) (List of .o files to link) (Additional
flags).”
Table D.6: LEON3 Linker Flags

Flag

Benchmarks that
Use the Flag

-mcpu=v8

All Benchmarks

Tells the compiler that
the LEON3 is a SPARCV8
processor, which causes
the compiler to generate
hardware multiply and divide
instructions.

-msoft-float

All floatingpoint benchmarks
(WhetstoneDP,
WhetstoneSP,
basicmath, fft)

Turns off hardware
floating-point
instructions

-o <Desired path to
All Benchmarks
output ELF file>

-lm

D.2.3

Significance

All floatingpoint benchmarks

Sets path/name for compiler
ELF output file.
The list of .o files to
link comes after this
option.
Links the math library
to get math.h function
definitions

Cortex-M0 DesignStart

Compiler Flags
Benchmarks for the Cortex-M0 DesignStart were compiled using the armcc compiler,
evaluation version 5.04.0.49. Table D.7 lists the compiler flags used to build the benchmarks,
whether each flag is used with all benchmarks or only some of them (if the flag is not used
with all benchmarks, the benchmarks that use it are listed), and the effect of the flag on the
compilation process. Each Cortex-M0 DesignStart C source file was compiled with the flags
given in the table using the following generalized compiler command: ”armcc (flags) (Path
to C source file).”
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Table D.7: Cortex-M0 DesignStart Compiler Flags

Flag

Benchmarks that
Use the Flag

-c

All Benchmarks

--cpu Cortex-M0

All Benchmarks

-D EVAL

All Benchmarks

-li

All Benchmarks

-g

All Benchmarks

-O#

All Benchmarks

-Otime

All Benchmarks

--apcs=interwork

All Benchmarks

--split ldm

All Benchmarks

--split sections

All Benchmarks

--multiply
latency=32

All Benchmarks

-I ”C:\Program Files\
Keil\ARM\RV31\INC”
-I ”C:\Program Files\
Keil\ARM\PACK\
ARM\CMSIS\4.1.0\
CMSIS\Include”

All Benchmarks

All Benchmarks
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Significance
Compile, do not link
(this is done in a
separate linker command)
Tells the compiler that
the processor being used
is a Cortex-M0
Required by Keil µVision
for using the
evaluation compiler
Compile the code for a
little-endian ARM processor
Include debugging
information in the
compiled code
Optimization level.
# is a number 0 to 3.
Optimize for time
instead of code size
(code size is the default)
Allow mixing of ARM and
thumb instructions in the
output code
Split load multiple
instructions into separate,
single load instructions
Create a code section for
each function in the program
Instructs the compiler that
the 32-cycle multiplier is
being used, so that
optimizations can be made
accordingly
Include headers from the
given folder
Include headers from the
given folder

Table D.7: Continued

Flag

Benchmarks that
Use the Flag

-o ”*.o”

All Benchmarks

--omf browse ”*.crf”

All Benchmarks

--depend ”*.d”

All Benchmarks

Significance
Name the .o output file
from the compiler with
the same name as the
Keil project
Enables the generation
of a source browser
information file
Write makefile dependency
information to a .d file

Assembler Flags
The Cortex-M0 DesignStart was the only soft processor for which a separate assembly
command was used from the compiler command. Table D.8 reports the assembler flags used
with the armasm assembler, with the same format as in Table D.7. Each Cortex-M0 DesignStart program was assembled with the flags given in the table using the following generalized
assembler command: ”armasm (flags) (.o compiler output file) (Additional flags).”
Table D.8: Cortex-M0 DesignStart Assembler Flags

Flag

Benchmarks that
Use the Flag

--cpu Cortex-M0

All Benchmarks

-li

All Benchmarks

--pd ” EVAL SETA 1”

All Benchmarks

-g

All Benchmarks

--16

All Benchmarks

--apcs=interwork

All Benchmarks
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Significance
Tells the compiler that
the processor being used
is a Cortex-M0
Compile the code for a
little-endian ARM processor
A required flag defining a
preprocessor symbol
indicating that the
assembler was the
evaluation version
Include debugging
information in the
compiled code
Interpret instructions as
ARM Thumb Instructions
Allow mixing of ARM and
thumb instructions in the
output code

Table D.8: Continued

Benchmarks that
Use the Flag

Flag
--split ldm

All Benchmarks

-I ”C:\Program Files\
Keil\ARM\RV31\INC”
-I ”C:\Program Files\
Keil\ARM\PACK\
ARM\CMSIS\4.1.0\
CMSIS\Include”

All Benchmarks

All Benchmarks

--list ”*.lst”

All Benchmarks

--xref

All Benchmarks

-o ”*.o”

All Benchmarks

--depend ”*.d”

All Benchmarks

Significance
Split load multiple
instructions into separate,
single load instructions
Include headers from the
given folder
Include headers from the
given folder
Export a listing of
the assembler output to
a .list file
In the assembly listing,
include cross reference
information on symbols
Place the output of
the assembler in a .o file
with the same name as
the Keil µVision project
Write makefile dependency
information to a .d file

Linker Flags
Benchmarks for the Cortex-M0 DesignStart were linked using the armlink linker, with
the same version as the compiler. Table D.9 lists the linker flags used for the benchmarks,
with the same format as the two previous tables. Each Cortex-M0 DesignStart benchmark
was linked with the flags given in the table using the following generalized linker command:
”armlink (flags) (.o file from assembler) (additional flags).”
Table D.9: Cortex-M0 DesignStart Linker Flags

Flag

Benchmarks that
Use the Flag

--cpu Cortex-M0

All Benchmarks

--ro base (Hex
address)

All Benchmarks
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Significance
Tells the compiler that
the processor being used
is a Cortex-M0
Defines the beginning of
read-only memory for the
linker

Table D.9: Continued

Flag

Benchmarks that
Use the Flag

--entry (Hex
address)

All Benchmarks

-rw base (Hex
address)

All Benchmarks

--entry Reset Handler All Benchmarks

--first

Vectors

All Benchmarks

--feedback ”code.fed”

All Benchmarks

--strict

All Benchmarks

--summary stderr

All Benchmarks

--info summarysizes

All Benchmarks

--map

All Benchmarks

--xref

All Benchmarks

--callgraph

All Benchmarks

--symbols

All Benchmarks

--info sizes

All Benchmarks
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Significance
Specifies the address
the processor will reset to,
its entry point into
the program
Defines the beginning of
read/write memory for the
linker
Places the assembler
label ”Reset Handler” at the
program entry point (as
given by the --entry flag)
Places the Vectors
section at the
beginning of the
read-only memory area
Saves a file after the first
pass of the linker,
providing information on
dead code for elimination
after a second compiler pass
Perform additional
error checking
Print a summary of linker
output to stderr
Prints a summary of code
and data sizes
Create an image map,
listing the address and size
of each code section
List cross references
between input sections
Outputs a HTML file giving
a static callgraph of
functions in the program
List local and global
symbols and their values
in the image map
Prints a list of the code
and data section sizes
for the image

Table D.9: Continued

Flag

Benchmarks that
Use the Flag

--info totals

All Benchmarks

--info unused

All Benchmarks

--info veneers

All Benchmarks

--list ”.\code.map”

All Benchmarks

-o ”code.axf”

All Benchmarks

D.2.4

Significance
Prints the total size of
all code sections and the
total size of all data sections
Prints all unused sections
that were removed from
the image
Prints details on
armlink-generated veneers,
or code snippets required when
branching to an address
that is too far for a single
branch instruction to reach
Output the image map with
the given filename
Gives the name of the
final .axf image

OpenRISC

Benchmarks for the OpenRISC were compiled using the or1k-elf-gcc compiler, version
4.9.0. Table D.10 lists the compiler flags used to build the benchmarks, whether each flag is
used with all benchmarks or only some of them (if the flag is not used with all benchmarks,
the benchmarks that use it are listed), and the effect of the flag on the compilation process.
Each OpenRISC C source file was compiled with the flags given in the table using the
following generalized compiler command: ”or1k-elf-gcc (flags) (Path to C source file).” No
separate assembler or linker steps were needed, flags for all of these steps are included here.
Table D.10: OpenRISC Compiler Flags

Flag

Benchmarks that
Use the Flag

-Wall

All Benchmarks

-O#

All Benchmarks

-g3

All Benchmarks
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Significance
Turns on all
warning messages
Optimization level.
# is a number 0 to 3.
Debugging level.
We always used the
maximum setting, g3.

Table D.10: Continued

Flag

Benchmarks that
Use the Flag

-fmessage-length=0

All Benchmarks

-Wl,-T

All Benchmarks

-Wl,<Linker script>

All Benchmarks

-Wl,-Map=<Path to memory
map output file

All Benchmarks

-mnewlib

All Benchmarks

-mcmov

All Benchmarks

-mror

All Benchmarks

-msext

All Benchmarks

-mhard-mul

All Benchmarks

-mhard-div

All Benchmarks

-mhard-float

-msoft-float

-o

<Path

to output .or1k
(ELF) file>

All benchmarks
except floatingpoint benchmarks
(WhetstoneDP,
WhetstoneSP,
basicmath, fft)
when compiled for
software floating-point
All floating-point
benchmarks when
compiled for software
floating-point
All Benchmarks
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Significance
Put each error message
on its own line, do not
line wrap.
Pass ”-T” as a flag to the
linker, which instructs the
linker to use a custom
linker script
Provide the linker with the
path to the linker script
to use for the ”-T” argument
Instruct the linker to
output a file giving a
listing of the sections and
symbols in the program with
their addresses in the given
file
Link using the Newlib library
Generate conditional
move instructions
Generate rotate instructions
Generate signextension instructions
Generate multiplication
instructions
Generate division
instructions

Generate FPU instructions

Do not generate FPU
instructions, but instead
use software emulation
Specify the name of the
.or1k output file

D.2.5

PowerPC 750

Compiler Flags
Benchmarks for the PowerPC 750 were compiled using the MrC compiler, version
4.1.0f1c1. Table D.11 lists the compiler flags used to build the benchmarks, whether each
flag is used with all benchmarks or only some of them (if the flag is not used with all benchmarks, the benchmarks that use it are listed), and the effect of the flag on the compilation
process. Each C source file was compiled with the flags given in the table using the following generalized compiler command: ”MrC (C source file) -o (Output .c.x file) (Additional
flags).”
Table D.11: PowerPC 750 Compiler Flags

Flag

Benchmarks that
Use the Flag

-o <Output .c.x filename>

All Benchmarks

-sym off

All Benchmarks

-target ppc

All Benchmarks

-opt speed,unroll,unswitch All Benchmarks

-alias addr,ansi,type

All Benchmarks

Significance
Specifies the name of the
output file from compilation
Disable generation
of symbolic debugging
information
Inform the compiler that
the processor is a
standard PowerPC
Optimize for speed and
allow loop unrolling
and loop unswitching
optimizations
Enable pointer alias
analysis by distinct
address (addr), ANSI rules
(ansi), and data type (type)

Linker Flags
Benchmarks for the PowerPC 750 were linked using the PPCLink linker, which comes
with the Macintosh Programmer’s Workshop but had no version information available (we
used the last version of Macintosh Programmer’s Workshop before it was discontinued, so
the linker is the same version available with that program). Table D.12 lists the linker
flags used for the benchmarks, with the same format as the previous table. Each PowerPC
750 benchmark was linked with the flags given in the table using the following generalized
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linker command: ”PPCLink -o (Output program name) (Compiled .c.x files) (Library files)
(Flags).”
The library files we used are found in the installation folder for MPW, and include
the following (given with their full paths in Macintosh format from the installation folder):
1. MPW-GM:MPW::Interfaces&Libraries:
Libraries:PPCLibraries:PPCSIOW.o (Library for creating Simple I/O Window applications with MacOS)
2. MPW-GM:MPW::Interfaces&Libraries:
Libraries:SharedLibraries:InterfaceLib (More support for Simple I/O Window)
3. MPW-GM:MPW::Interfaces&Libraries:
Libraries:SharedLibraries:StdCLib (The standard C library)
4. MPW-GM:MPW::Interfaces&Libraries:
Libraries:SharedLibraries:MathLib (The math library)
5. MPW-GM:MPW::Interfaces&Libraries:
Libraries:PPCLibraries:StdCRuntime.o (Miscellaneous C functions)
6. MPW-GM:MPW::Interfaces&Libraries:
Libraries:PPCLibraries:PPCCRuntime.o (PowerPC specific functions)
7. MPW-GM:MPW::Interfaces&Libraries:
Libraries:PPCLibraries:PPCToolLibs.o (Additional PowerPC specific functions)
Table D.12: PowerPC 750 Linker Flags

Flag

Benchmarks that
Use the Flag

-sym off

All Benchmarks

-mf

All Benchmarks

-d

All Benchmarks

-t ’APPL’

All Benchmarks

-c ’siow’

All Benchmarks
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Significance
Disable generation
of symbolic debugging
information
Allow the use of
temporary memory
Suppress warnings for
all duplicate
symbol information
Set the output file
type to ”application”
Set output file creator
to create a Simple I/O
Window application

Resource Compiler Flags
After compilation and linking, the benchmarks for the PowerPC 750 required an
additional build step: resource compilation. This completes the work begun in the link
step to wrap the application code inside a Simple I/O Window. Macintosh Programmer’s
Workshop provides a resource compiler tool, Rez, for this purpose. Table D.13 lists the
flags used with Rez for the benchmarks, with the same format as the previous table. Each
PowerPC 750 benchmark was processed by the resource compiler with the flags given in the
table using the following generalized command: ”Rez (Includes) (Flags)”
Only one file was added in (Includes), which is given here with its full path from the
Macintosh Programmer’s Workshop installation folder: MPW-GM:MPW::Interfaces&Libraries:
Interfaces:RIncludes:SIOW.r. This file includes support code for Simple I/O Window programs.
Table D.13: PowerPC 750 Resource Compiler (Rez) Flags

Flag

Benchmarks that
Use the Flag

-o <Output Filename>

All Benchmarks

-append

All Benchmarks
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Significance
Specifies the name of the
final program output
from the resource
compiler
Merge the resource into the
output resource file (The
final Simple I/O Window
application will include the
code for the window and the
user’s program in a single
executable file)

Appendix E
Verifying the Benchmarks
This appendix expands upon the brief summary of our verification methodology given
in Section 4.4. The process used to verify the correctness of each of the benchmark programs
on the soft processors and PowerPC 750 will be explained in the ensuing discussion.
Two of the benchmarks, Dhrystone and CoreMark, came with verification mechanisms
already included in their code. For Dhrystone, a printout of the final values of the variables
manipulated in the benchmark with their expected values is performed as the program
terminates. CoreMark, on the other hand, is completely self-checking, as it performs a CRC
on the final values of its variables and prints a message along with the benchmark score
indicating if the score is valid. We took advantage of the built in verification code for both
of these benchmarks, checking their output as we ran them on each processor for errors.
The other benchmarks we used included functionality to print out their data structures after completing the benchmarks’ main algorithms, but no expected values for the data
are given in the programs. However, the source code for the benchmarks from the MiBench
benchmark suite (basicmath, bitcount, dijkstra, fft, qsort, and stringsearch) comes with a
set of text files giving examples of correct output from the benchmarks. These text files were
used to help verify the basicmath, bitcount, and stringsearch benchmarks, since no significant changes to these benchmarks’ data structures were necessary to get them to run on the
soft processors. To verify these three benchmarks, the printf statements reporting the final
values of each benchmarks’ variables or data structures were enabled and the program output was saved in a text file. This text file was then differenced with the corresponding text
file given with the MiBench source code that provides the expected output of the program.
After repeating this process for the basicmath, bitcount, and stringsearch benchmarks on
each soft processor, we found that the output from the soft processors matched the expected
output every time.
The remaining three MiBench benchmarks (dijkstra, fft, and qsort) had their main
data structures shrunk in order to get the code to fit in the soft processors’ memories. As a
result, the example output text files provided with MiBench could no longer be used to verify
the benchmarks. Instead, expected output for each of these benchmarks was determined in a
different way. dijkstra was verified using a previously-verified version of the same algorithm
that was developed in ECEn 625. The same 80 x 80 matrix was supplied as input to the
ECEn 625 program and its output was recorded as a set of expected results. fft was verified
by printing out the samples from the four randomized waves (which are actually always the
same, since the original fft code seeds the random number generator) and then running an
FFT on these samples using MATLAB to generate the expected output. qsort required no
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expected output to be generated, since verification was easily accomplished by checking that
all 200 strings in the output from the soft processors were sorted.
The final two benchmarks, WhetstoneDP and WhetstoneSP, did not come with expected output, nor was any available online for our version of Whetstone (2.1). Without any
expected output available, we compared the output from the soft processors with the output
from a Desktop PC running the original benchmarks (without any of the changes made to
port the code to the soft processors). In the case of WhetstoneDP, the Whetstone 2.1 code
could be compiled on the Desktop PC without any modifications to the source code. The
only change made to the WhetstoneDP code to get a WhetstoneSP benchmark on the PC
was to cast all double-precision floating-point variables to single-precision types, which does
not change the actual algorithm. While comparing the soft processor output to the Desktop
PC output does not fully verify the benchmarks for the soft processors (we do not absolutely
know that the Desktop PC results are correct), this strategy was the best we could do given
the lack of expected output for Whetstone that is known to be correct.
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Appendix F
Soft Processor Raw Benchmark Scores
This appendix provides all of the raw benchmark scores we obtained for the soft
processors on the Virtex-5 LX110T FPGA, running the processors at 50 MHz. These scores
have been adjusted in the main body of the thesis to account for the soft processors’ maximum
frequencies (see Section 3.5 for information on how this adjustment was made).
Each benchmark was compiled four times for each soft processor, once at each optimization level, -O0 to -O3. Each column in Tables F.1 through F.14 reports the scores for
the soft processor designs at one of these optimization levels.

163

Table F.1: Raw Benchmark Scores for the Dhrystone
Benchmark (in DMIPS) for all Soft
Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
25.5454
1.3923
14.6312
19.8449
22.8943
2.4155
18.2417
22.0258
22.4604
5.6959
12.8415
18.9461
19.9559
22.9868
6.9477
12.9235
16.7103

-O1
52.2158
2.5610
25.7535
41.4833
47.0372
5.4703
43.0522
43.0522
43.0522
12.6417
39.0895
39.0895
39.0895
38.8235
11.6343
21.7565
28.4291

-O2
72.7816
3.3156
41.4229
52.8951
64.6762
5.6350
39.3598
44.1886
44.1886
13.0415
30.0496
39.8560
39.8560
45.9735
13.8750
26.4721
33.4009

-O3
74.8884
3.4171
44.3264
57.4900
65.7218
6.2378
46.2718
49.5774
49.5774
14.3865
37.2473
43.7802
43.7802
48.0703
14.4970
28.1201
34.9601

Table F.2: Raw Benchmark Scores for the WhetstoneDP
Benchmark (in WMIPS) for all Soft Processor
Designs with FPUs Enabled

Design
-O0
-O1
-O2
-O3
MB0
0.7379 1.1447 3.0475 3.2612
MS0
0.0337 0.0527 0.1400 0.1496
MS4
0.3858 0.6410 1.5219 1.5786
MS16
0.6117 0.9780 2.6492 2.8783
MS64
0.6624 0.9852 2.6613 2.8965
LB0
2.9989 9.4396 10.4642 20.3837
LB4
9.8799 29.6361 30.9496 60.7504
LB16
10.1098 29.6361 30.9496 60.7504
LB64
10.1098 29.6361 30.9496 60.7504
LS0
1.3126 4.1425 4.7037 9.2640
LS4
9.0435 28.8108 30.3467 55.7086
LS16
9.6573 28.8108 30.3467 55.7086
LS64
9.6573 28.8108 30.3467 55.7086
CB0
0.7251 0.7341 1.2264 1.2296
OB0
0.1425 0.1829 0.6531 0.8169
OB4
0.3458 0.4651 1.5141 1.8037
OB16
0.4404 0.5810 1.9820 2.4492
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Table F.3: Raw Benchmark Scores for the WhetstoneDP
Benchmark (in WMIPS) for all Soft Processor
Designs with FPUs Disabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
0.7379
0.0338
0.3858
0.6117
0.6624
0.1762
0.3818
0.4105
0.4170
0.0754
0.3185
0.3876
0.4051
0.7251
0.1425
0.3458
0.4404

-O1
1.1447
0.0527
0.6410
0.9780
0.9852
0.2876
0.6522
0.7138
0.7138
0.1251
0.5465
0.6948
0.6948
0.7341
0.1829
0.4651
0.5810

-O2
3.0475
0.1400
1.5219
2.6492
2.6613
0.2884
0.6468
0.7144
0.7144
0.1255
0.5331
0.6951
0.6950
1.2264
0.6531
1.5141
1.9820

-O3
3.2612
0.1496
1.5786
2.8783
2.8965
0.7073
1.5310
1.6856
1.6856
0.3034
1.2641
1.6404
1.6404
1.2296
0.8169
1.8037
2.4492

Table F.4: Raw Benchmark Scores for the WhetstoneSP
Benchmark (in WMIPS) for all Soft Processor
Designs with FPUs Enabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
15.5767
1.1712
13.2720
14.6043
14.7283
4.5323
13.4346
13.8092
13.8092
1.9822
12.4708
13.6049
13.6049
2.9929
0.7228
1.4976
1.8833

-O1
30.9774
2.9286
28.5081
29.4691
30.0456
12.1141
31.5014
31.5014
31.5014
5.5732
31.1482
31.1482
31.1482
3.1494
1.6798
3.1969
4.3535
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-O2
55.3807
3.9441
49.7437
51.2126
52.9789
13.0703
33.5519
33.5519
33.5519
6.0899
33.4196
33.4196
33.4196
5.8174
1.8760
3.6732
5.2533

-O3
68.2377
5.5373
60.7381
63.5187
66.2585
23.7591
63.2808
63.2808
63.2808
11.2551
61.2603
61.2603
61.2603
5.8607
1.8780
3.6644
5.2995

Table F.5: Raw Benchmark Scores for the WhetstoneSP
Benchmark (in WMIPS) for all Soft Processor
Designs with FPUs Disabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
2.5777
0.1229
1.8824
2.3621
2.3621
0.2920
0.7787
0.8321
0.8501
0.1323
0.6531
0.7776
0.8226
2.9929
0.3974
0.8911
1.1154

-O1
2.9662
0.1392
2.3567
2.5662
2.6066
0.4971
1.2833
1.3881
1.3881
0.2233
1.0899
1.3457
1.3457
3.1494
0.6050
1.3190
1.7786

-O2
-O3
9.8424 10.5122
0.4755 0.5130
6.4487 6.7049
8.3189 9.1772
8.4027 9.2657
0.4756 0.9187
1.2984 2.4936
1.3900 2.6480
1.3900 2.6480
0.2145 0.4158
1.1201 2.1818
1.3472 2.5626
1.3472 2.5623
5.8174 5.8607
1.2678 1.3191
2.5491 2.5767
3.6997 3.7278

Table F.6: Raw Benchmark Scores for the CoreMark
Benchmark (in CoreMark) for all
Soft Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
24.9256
1.5742
23.1153
23.2849
23.2870
5.3365
24.5340
24.6146
24.6370
2.2799
22.8571
23.0536
23.1074
21.7327
8.1904
19.5983
19.6789

-O1
69.3310
3.7683
65.2893
66.1066
66.1293
22.3696
69.6016
69.7683
69.7849
9.7623
69.1740
69.6604
69.7080
38.1028
22.6455
61.6417
61.8963
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-O2
87.9695
4.4773
83.5865
84.7965
84.8306
23.4761
75.9888
76.2324
76.2829
10.4099
75.2978
76.0067
76.1454
40.9138
24.5161
67.7364
67.9878

-O3
87.9289
4.4438
82.4857
84.8456
84.8846
23.6542
79.1910
79.6275
79.6275
10.3558
78.2867
79.5516
79.5516
60.3362
25.8160
71.3208
72.6889

Table F.7: Raw Benchmark Scores for the basicmath
Benchmark (in BPS) for all Soft Processor
Designs with FPUs Enabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
0.0528
0.0024
0.0278
0.0430
0.0462
0.3268
0.8501
0.9334
0.9343
0.1407
0.7143
0.9101
0.9123
0.0520
0.0116
0.0279
0.0347

-O1
0.0535
0.0025
0.0301
0.0452
0.0471
0.7262
1.8794
2.1325
2.1325
0.3211
1.4943
2.0510
2.0510
0.0531
0.0117
0.0273
0.0343

-O2
0.0535
0.0025
0.0300
0.0452
0.0470
0.7709
2.0509
2.3900
2.3900
0.3361
1.5825
2.2919
2.2919
0.0531
0.0118
0.0282
0.0352

-O3
0.0538
0.0025
0.0305
0.0455
0.0473
0.7696
2.0789
2.4075
2.4075
0.3356
1.6155
2.2543
2.2543
0.0532
0.0118
0.0282
0.0352

Table F.8: Raw Benchmark Scores for the basicmath
Benchmark (in BPS) for all Soft Processor
Designs with FPUs Disabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
0.0528
0.0024
0.0278
0.0430
0.0462
0.0132
0.0284
0.0312
0.0314
0.0057
0.0232
0.0300
0.0305
0.0520
0.0116
0.0279
0.0347

-O1
0.0535
0.0025
0.0301
0.0452
0.0471
0.0135
0.0283
0.0314
0.0316
0.0058
0.0230
0.0302
0.0307
0.0531
0.0117
0.0273
0.0343
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-O2
0.0535
0.0025
0.0300
0.0452
0.0470
0.0131
0.0285
0.0314
0.0316
0.0057
0.0234
0.0301
0.0307
0.0531
0.0118
0.0282
0.0352

-O3
0.0538
0.0025
0.0305
0.0455
0.0473
0.0135
0.0288
0.0314
0.0316
0.0058
0.0240
0.0302
0.0307
0.0532
0.0118
0.0282
0.0352

Table F.9: Raw Benchmark Scores for the bitcount
Benchmark (in BPS) for all Soft
Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
0.3234
0.0194
0.2930
0.2927
0.2927
0.0717
0.2785
0.2785
0.2785
0.0302
0.2668
0.2668
0.2668
N/A
0.1007
0.2461
0.2461

-O1
0.8885
0.0408
0.8688
0.8688
0.8688
0.2573
0.7166
0.7252
0.7252
0.1094
0.6458
0.6644
0.6644
N/A
0.1693
0.5174
0.5174

-O2
1.2454
0.0551
1.2430
1.2430
1.2430
0.2712
0.7405
0.7405
0.7405
0.1145
0.6772
0.6773
0.6773
N/A
0.1848
0.6074
0.6074

-O3
1.2454
0.0551
1.2430
1.2430
1.2430
0.2583
0.7405
0.7405
0.7405
0.1093
0.6772
0.6773
0.6773
N/A
0.1848
0.6074
0.6074

Table F.10: Raw Benchmark Scores for the dijkstra
Benchmark (in BPS) for all Soft
Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
0.1814
0.0106
0.1471
0.1603
0.1736
0.0375
0.1339
0.1385
0.1401
0.0161
0.1240
0.1355
0.1396
0.1290
0.0410
0.1156
0.1156

-O1
0.3000
0.0179
0.2273
0.2591
0.2863
0.0757
0.3115
0.3289
0.3361
0.0337
0.2738
0.3148
0.3341
0.2959
0.0807
0.2021
0.2021
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-O2
0.3139
0.0172
0.2330
0.2683
0.2989
0.0832
0.3155
0.3321
0.3395
0.0360
0.2772
0.3173
0.3368
0.2957
0.0786
0.2017
0.2017

-O3
0.4159
0.0202
0.2789
0.3217
0.3906
0.0871
0.3175
0.3336
0.3416
0.0375
0.2794
0.3177
0.3387
0.2958
0.0964
0.2366
0.2366

Table F.11: Raw Benchmark Scores for the fft Benchmark
(in BPS) for all Soft Processor Designs
with FPUs Enabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
1.5743
0.0713
0.6945
1.2934
1.2935
5.7571
20.6296
21.6357
21.6450
2.4618
18.7600
21.2834
21.3079
1.8954
0.6751
1.2446
1.8662

-O1
1.7132
0.0769
0.7685
1.3985
1.3985
29.5648
53.5992
60.2700
60.3427
15.0229
42.9314
59.5238
59.7158
1.9559
0.7204
1.3763
2.0023

-O2
1.7132
0.0767
0.7540
1.3472
1.3473
34.6081
59.7122
67.7599
67.8518
15.6045
46.7290
66.7824
67.0286
1.9708
0.7217
1.3623
2.0120

-O3
1.7116
0.0768
0.7567
1.3459
1.3459
33.5020
59.7193
67.7645
67.8564
15.1295
46.7399
66.7913
67.0376
1.9751
0.7221
1.3966
2.0134

Table F.12: Raw Benchmark Scores for the fft Benchmark
(in BPS) for all Soft Processor Designs
with FPUs Disabled

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
1.5725
0.0713
0.6769
1.2721
1.2721
0.3764
0.7935
0.9793
0.9924
0.1641
0.5501
0.9119
0.9504
1.8954
0.6752
1.3124
1.8590

-O1
1.7107
0.0769
0.7392
1.2847
1.2848
0.4101
0.8516
1.0452
1.0454
0.1770
0.6017
1.0015
1.0021
1.9559
0.7219
1.4006
2.0102
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-O2
1.7114
0.0767
0.7336
1.2681
1.2681
0.4089
0.8540
1.0460
1.0463
0.1757
0.6043
1.0027
1.0033
1.9708
0.7213
1.4052
2.0048

-O3
1.7134
0.0767
0.7311
1.2673
1.2674
0.4123
0.8587
1.0461
1.0463
0.1782
0.6128
1.0031
1.0037
1.9751
0.7219
1.3950
2.0085

Table F.13: Raw Benchmark Scores for the qsort Benchmark
(in BPS) for all Soft Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
226.96
9.35
145.50
169.15
176.27
19.62
164.26
173.76
175.41
45.01
126.36
141.88
144.72
95.85
43.31
94.71
101.73

-O1
248.82
10.20
158.00
185.49
193.57
21.79
181.62
190.44
192.31
50.15
140.98
155.26
158.43
96.81
46.36
104.07
109.51

-O2
250.19
10.23
158.78
186.25
194.40
22.08
182.02
190.44
192.34
50.80
141.52
155.26
158.43
96.82
46.60
102.95
110.07

-O3
250.19
10.23
158.78
186.25
194.40
21.10
180.86
189.32
192.34
50.32
139.66
153.26
158.48
96.82
46.60
102.95
110.07

Table F.14: Raw Benchmark Scores for the stringsearch Benchmark
(in BPS) for all Soft Processor Designs

Design
MB0
MS0
MS4
MS16
MS64
LB0
LB4
LB16
LB64
LS0
LS4
LS16
LS64
CB0
OB0
OB4
OB16

-O0
6.9916
0.3739
6.3169
6.3420
6.3458
1.3715
5.5317
5.5384
5.5384
0.6070
5.5102
5.5286
5.5286
9.2445
1.7569
4.5986
4.6880

-O1
20.1763
0.8338
17.3283
17.4752
17.5085
4.8845
15.4866
15.5333
15.5347
1.9171
15.3490
15.4775
15.4816
9.2445
4.5505
11.7075
11.7200
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-O2
20.3459
0.8391
17.4779
17.6239
17.6544
7.7326
19.6870
19.7625
19.7652
3.5384
19.4750
19.6831
19.6904
15.6446
4.0461
10.8732
10.8846

-O3
20.6343
0.8534
16.4290
16.5273
17.9459
9.1413
19.8586
19.9414
19.9442
3.9012
19.6321
19.8586
19.8665
15.6446
3.7209
10.4072
10.4156

Appendix G
Benchmark Code Changes
This appendix provides a detailed description of the changes made to our original
benchmark source code in order to run the benchmarks on our processors. These changes
are reported benchmark by benchmark. The timed section of each benchmark program
will also be identified, along with whether the timed section was predefined in the original
benchmark code or selected by us instead.
Dhrystone
Two changes to the Dhrystone benchmark were made beyond the basic changes applied to all benchmarks. First, the Dhrystone benchmark assumes that definitions for the
system calls malloc() and strcpy() will be provided in the user’s source code. Instead of
providing definitions for these functions ourselves, we used the definitions given in each soft
processor’s C library by stdlib.h. Second, Dhrystone uses scanf() to accept input from the
user to set the number of runs for the benchmark. Rather than including this step, scanf()
was removed and the number of runs was hardcoded to allow the benchmark tests to be
automated.
The timed section for this benchmark was pre-defined, and surrounded by calls to the
times() C library function. The calls to times() were removed and replaced with our timer
routines.
WhetstoneDP
The only unique change applied to this benchmark was to remove the argument to
main(), which allows the user to specify the number of iterations of the main loop of the
benchmark to run from the command line. No arguments to main() are supported for any
of the soft processors in this study.
The timed section for this benchmark was also pre-defined, and the original calls to
the times() function were replaced with our timer code.
WhetstoneSP
The WhetstoneSP benchmark was created from the WhetstoneDP benchmark after
all of the changes to port that benchmark to the soft processors were made. The only
difference between the two benchmarks is that in WhetstoneSP, all floating-point values
used in the time portion of the benchmark (but not floating-point values outside the timed
portion that are used in calculating the elapsed time, which are kept as doubles for greater
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accuracy) are cast to the single-precision float type instead of the double-precision double
type. This includes both changing declared double variables to float variables and casting
floating-point constants used in the benchmark as floats, since by default the soft processor
compilers assume that any floating-point constant not explicitly cast to a single-precision
type is a double-precision constant.
The timed portion of WhetstoneSP is identical to the timed portion in WhetstoneDP.
CoreMark
In an effort to preserve the integrity of the benchmark and control over the source
code, EEMBC provides clear guidelines with the CoreMark benchmark defining allowed
changes to its source code and how the code should be compiled. No changes to the source
code are allowed, except in two files, core portme.c and core portme.h, that are provided as
a resource to users for adapting CoreMark for their particular machines.
Core portme.h and core portme.c provide some simple #define statements that allow
the user to select implementations of certain functions in the benchmark based on characteristics of the processor being used. We used these #define statements to configure the
following options in CoreMark:
1. Floating-point types are supported (for calculating elapsed time)
2. Do not use time.h functions (we have our own timer code)
3. printf() is supported
4. Do not use arguments to main
The timed section for this benchmark was pre-defined. Since changes to the CoreMark
source code except for core portme.c and core portme.h are prohibited, the function calls
to get the timer count before and after execution were left as is, but the implementations
of these functions were changed in core portme.c to reflect the soft processor hardware. A
timer interrupt handler was also added to core portme.c to handle timer overflow for long
benchmark runs.
A final change that was made to the CoreMark benchmark were changes to the
portable init() function provided in core portme.c. This function was included by the authors
of the benchmark to allow the user to perform any required setup tasks to configure the
processor prior to starting the benchmark. This was the function to which we added code to
configure the timer and check that the timer was initialized properly. For the MicroBlaze, a
call to init platform() was also inserted here to turn on the caches and configure the UART
before starting the benchmark algorithm.
basicmath
The basicmath benchmark required no special changes to its source code beyond those
described in the section on general changes to all benchmarks. The timed portion of this
benchmark begins with the first call to SolveCubic() and ends with the last call to rad2deg().
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bitcount
Three additional changes were made to the bitcount benchmark. First, the argument
to main() (which allows the user to specify the number of runs) was removed and the number
of runs was hard-coded. Second, this benchmark calculates the number of bits in a data
structure using several different algorithms, but instead of summing the runtimes for the
different algorithms to get a total, the runtime for each algorithm is reported individually.
We added code to this benchmark that calculates the total runtime for all algorithms and
reports this as the final benchmark score. Third, some of the names of the original timing
variable names, such as the variable ct, were changed to provide greater clarity on the purpose
of each variable.
The timed section for this benchmark was pre-defined, and the original calls to the
times() function were replaced with our timer code.
dijkstra
dijkstra is the benchmark from the MiBench Suite that required the most adaptation
to port it to our processors. The first major adjustment made to the benchmark code was to
remove the file I/O routines used by the benchmark to set up an adjacency matrix to operate
on. Originally, the dijkstra benchmark created the adjacency matrix it uses by parsing data
from a text file. Since the file I/O routines used to do this, such as fopen(), are not supported
on the soft processors, we removed the code to construct the adjacency matrix and instead
added a C source file with the adjacency matrix already initialized. Removing the file I/O
routines also allowed us to remove the argument to main(), which is a string giving the
name of the file containing the adjacency matrix data. The proper entries for our initialized
adjacency matrix were determined by running the original benchmark on a Desktop computer
and printing out the contents of the adjacency matrix after it was constructed.
We found after creating the new C source file however that the soft processors could
not fit the full program in 128 KB using the full 100 x 100 adjacency matrix. The matrix
size was reduced to 80 x 80 by simply using the first 80 rows and columns of the full matrix.
To facilitate changes to the adjacency matrix size (if future work requires it), we replaced
the hard-coded size with a #define specifying the row and column length in elements for the
square adjacency matrix.
The timed section chosen for this benchmark is the main for loop which calls the
dijkstra() function.
fft
These changes involved removing the arguments to main() and hard-coding them
instead. In the original benchmark, the arguments to main() specify the number of random
waves to create, the lengths of the waves in samples, and whether to run the forward or
reverse fft algorithm on the waves. The number of random waves was hard-coded to four,
the lower of the two values allowed for this variable (4 or 8). The length of the waves is
normally a value in the range from 4096 to 32768, but the 128 KB memories for our soft
processors were only able to hold four waves of length 1024. Finally, we hard-coded the
benchmark code to always perform a forward fft on the waves.
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The timed section for this benchmark is the call to the function fft float(), which
performs the fft calculation. The construction of the random waves was not timed.
qsort
qsort also required significant changes to prepare it for our soft processors. The first
change was to eliminate the file I/O used in the benchmark to construct the string array that
is later sorted by the actual qsort algorithm. Originally, this array was created by reading
lines from a file, but in our version the array is simply included in initialized form in the
C code. Removing the file I/O routines also allowed us to eliminate the argument to main,
which is a string giving the filename of the input data file formerly used to construct the
array to sort. After including the initialized string array directly in the C code, we lowered
the size of the array from 60,000 elements down to 200, the largest array size that would
fit into all soft processor memories. The 200 elements in our array are the first 200 in the
original, full-sized array.
The timed portion of the benchmark is the call to qsort() itself.
stringsearch
The stringsearch benchmark required no special changes to its source code beyond
those described in the section on general changes to all benchmarks. The timed portion of
the benchmark is the main for loop, including both the calls to init search() and strsearch().
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Appendix H
Soft Processor Setup
This appendix provides information on where the reader may find documentation
on setting up the soft processors used in this study. We will also indicate online resources
that help to explain some of the more unique setup tasks we performed, including creating
a MicroBlaze design with over 64 KB of memory and initializing the memory of each soft
processor in order to have it begin running a benchmark program immediately after FPGA
configuration (as was done in our fault injection designs).
H.1

MicroBlaze Setup

Xilinx provides an step-by-step tutorial for creating a basic MicroBlaze design in its
EDK Concepts, Tools, and Techniques document. The version of this document for the
Xilinx ISE 13.2 tools we used is available at the following website:
http://www.xilinx.com/support/documentation/sw manuals/xilinx13 2/edk ctt.pdf
It should be noted however that this tutorial uses the old Xilinx ISE Design Suite
instead of the newer Vivado Design Suite. For creating a simple MicroBlaze design using the
Vivado Design Suite, Xilinx now provides a document entitled Vivado Design Suite Tutorial:
Embedded Processor Hardware Design that teaches how to create a basic Zynq or MicroBlaze
design with the newer tools. A copy of the latest version of this document at the time of
this writing is provided below:
http://www.xilinx.com/support/documentation/sw manuals j/xilinx2015 2/ug940-vivadotutorial-embedded-design.pdf
The following three forum posts at the Xilinx website explain the process required
to create a MicroBlaze design with 128 KB of BRAM memory instead of the standard XPS
maximum of 64 KB.
http://forums.xilinx.com/t5/Embedded-Processor-System-Design/How-to-use-larger-BRAMin-a-MicroBlaze-project/td-p/44011
http://www.xilinx.com/support/answers/52063.html
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http://forums.xilinx.com/t5/Embedded-Processor-System-Design/
Combined-BRAM-Address/m-p/394385#M10442
Finally, the website below provides information on how to initialize the MicroBlaze
BRAM memory using a Xilinx-provided program called Data2MEM. Data2MEM can intialize the BRAMs for a MicroBlaze design by directly manipulating the design bitfile, which
allows the user to avoid re-implementing the design to get the desired initialization.
http://www.xilinx.com/support/documentation/sw manuals/xilinx14 7/data2mem.pdf
H.2

LEON3 Setup

A tutorial for setting up a basic LEON3 system is provided in the documentation
that comes with GRLIB (see chapter 3 of the GRLIB IP Library User’s Manual, ”LEON3
Quick Start Guide”). This tutorial assumes that the user wants to create a LEON3 design
using one of the template designs provided for popular boards along with the main LEON3
code. The tutorial covers all of the basic steps for system development, including configuring
the VHDL, simulation, generating a bitfile, and running programs on the LEON3 using the
GRMON2 debugger. Further information on the GRMON2 debugger is available in its own
manual, available at the website http://gaisler.com/doc/grmon2.pdf.
Software can be created for the LEON3 using an integrated development environment
called the LEON IDE, which is based off of Eclipse. The manual for this IDE is available at
http://gaisler.com/doc/gr lide.pdf. Additional manuals for the compiler, linker, and other
tools used by the IDE may be found at the website http://gaisler.com/index.php/downloads/
compilers.
The BRAM memory for the LEON3 may be initialized using a Aeroflex Gaisler software tool called MKPROM2. The tool itself may be downloaded from http://gaisler.com/
anonftp/mkprom2/, and the manual for the tool is available at http://gaisler.com/doc/
mkprom.pdf. MKPROM2 takes a LEON3 binary as an input and creates a VHDL module
that instantiates a ROM initialized with the binary and additional bootloader code. When
the start of the ROM is placed at the reset address for the LEON3, the bootloader code will
begin running the user program immediately upon FPGA configuration.
H.3

Cortex-M0 DesignStart Setup

Documentation for the Cortex-M0 DesignStart is less thorough than for the other processors, but some resources do exist online. Once the user has obtained the processor core IP
itself from ARM through the ARM DesignStart website (http://www.arm.com/products/
designstart/index.php), an embedded development kit with simple peripherals for the processor can be downloaded from www.arm.com/files/zip/CM0DS-DesignKit.zip (this is the
development kit we used to make the Cortex-M0 design in this study). This embedded development kit includes a quick start guide that walks the user through setting up a basic
Cortex-M0 system on a Spartan-6 FPGA board. A second tutorial for setting up this processor, this time on a Spartan-3E board, is available at https://www.latech.edu/tech/liberalarts/english/html/writing-contest/2012-2013/essays/303 misc-6 Gahagan
ChampyInstructions.pdf.
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Cortex-M0 DesignStart software development is performed using an IDE called Keil
µVision. This IDE can be downloaded from https://www.keil.com/demo/eval/arm.htm.
Information on the ARM compiler, linker, and other software tools employed by the IDE is
available on ARM’s website.
Since we used Xilinx CoreGen to create a BRAM memory for the Cortex-M0, we could
initialize the Cortex-M0 BRAMs by first converting a Cortex-M0 binary to a .coe file (using
the open-source software utility bin2coe, available here: http://sourceforge.net/projects/
bin2coe) and then using the CoreGen GUI to select the .coe file as the initialization values
for the BRAM block. Depending on how the memory for the Cortex-M0 is set up, a different
initialization technique may be required.
H.4

OpenRISC Setup

The OpenRISC system-on-chip we used, called MinSoC, has an online project wiki
with a detailed tutorial for setting up a basic design at http://www.minsoc.com/1 0:start.
The tutorial walks the user through installing the hardware and software development tools,
simulation, synthesis and implementation, running programs with the OpenRISC version of
GDB, and adapting MinSoC for new boards or to include new modules. The rest of the
project wiki is also a very useful resource.
MinSoC also includes functionality to let the user initialize the OpenRISC BRAM’s
to allow programs to run immediately after FPGA configuration. Three possible methods for
doing this are described on the MinSoC wiki at the page http://minsoc.com/minsoc faq#i
want my design to automatically initialize my firmware on power-up how do i do that.
The method we used in this thesis is the second one described on that page, in which a perl
script is used to convert an OpenRISC binary to Verilog initialization statements for a RAM
module.
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Appendix I
Details of the Base System-on-Chip Designs
As explained in Sections 3.4.1 and 3.4.2, the various soft processor benchmarking
designs were created by modifying a base system-on-chip design for each processor. Different
combinations of the amount of caching included in the design and the type of memory used
to hold the benchmark programs were selected to create the final set of design instances for
each soft processor. This appendix will build upon the discussion in Section 3.4.1, describing
the base system-on-chip design for each soft processor in greater detail and highlighting the
differences between them.
MicroBlaze Base System-on-Chip
Figure I.1 gives a block diagram of the MicroBlaze system-on-chip. The Harvard
architecture of the MicroBlaze requires two local memory buses to connect to on-chip BRAM
memory, the instruction local memory bus (ILMB) and data local memory bus (DLMB) as
shown. The processor interacts with all other peripherals except its debug module using a
processor local bus (PLB) interface. As the MicroBlaze system uses only a single interrupt
(the XPS timer interrupt) when running benchmarks, this interrupt signal has been attached
directly to the MicroBlaze interrupt input. When multiple interrupt sources exist in the
MicroBlaze system, an interrupt controller ensures that only one interrupt signal is passed
to the MicroBlaze at a time. The interrupt controller has been removed from the system for
simplicity and to save on area.
Instances of the MicroBlaze system were created that store program memory in both
on-chip BRAM and an external SRAM memory to test how benchmark performance changes
when either kind of memory is used. The single design instance using only FPGA BRAM
memory (128 KB) does not include caches nor a SRAM controller. The design instances
using SRAM have half of the on-chip memory of the BRAM design (64 KB) and include
both the SRAM controller and instruction and data caches. Xilinx Platform Studio requires
a MicroBlaze system to have at least one on-chip BRAM memory block even if the block is
not used (as was the case with the SRAM MicroBlaze designs).
Creating the MicroBlaze BRAM design proved to be challenging because Xilinx XPS
will not allow the user to create on-chip memory blocks larger than 64 KB for the MicroBlaze. However, a memory larger than 64 KB was necessary in order to accommodate our
benchmarks. Details on how to expand the MicroBlaze on-chip memory into a contiguous
block larger than 64 KB are given in Appendix H.
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Figure I.1: MicroBlaze SoC Design

LEON3 Base System-on-Chip
Figure I.2 is a block diagram of the LEON3 system-on-chip. The LEON3 interacts
with all of its peripherals through the Advanced High-Performance Bus (AHB), whose traffic
is managed by the AHB controller module. Three peripherals in the LEON3 system, the
interrupt controller, the general purpose timer, and the AHB status register, are simple
enough that they do not require full AHB interfaces, but instead use a simplified bus called
the Advanced Peripheral Bus (APB). The Advanced Peripheral Bus is connected to the
rest of the LEON3 system through the AHB/APB bridge module, which translates AHB
transactions sent from the LEON3 or JTAG debug link into APB transactions and vice
versa.
The AHB status register module includes two 32-bit registers giving information
about AHB transactions that result in errors. While this module is not essential to get
a minimal LEON3 system working, it was included for the benchmarking system-on-chip
design to allow software problems to be more easily diagnosed and debugged. The area
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Figure I.2: LEON3 SoC Design

overhead incurred from adding this simple module is not large compared to the area of the
whole system, and should not greatly impact the area comparison between the processors.
Instances of the LEON3 system-on-chip design were created for benchmark testing
using both on-chip BRAM and external SRAM to hold the program data. Instances using
the ML509 board’s 9 MB SRAM used the LEON2 memory controller to interface with the
external memory (the LEON2 memory controller, originally developed for the predecessor
of the LEON3, remains the default memory controller for the newer processor). None of the
LEON3 BRAM designs include the LEON2 memory controller.
Cortex-M0 Base System-on-Chip
Figure I.3 gives a block diagram of the system-on-chip for the Cortex-M0 DesignStart. The Cortex-M0 communicates with all of its peripherals through the Advanced HighPerformance Lite (AHB-Lite or AHBL) Bus. Transactions on the bus are managed by the
ABHL address decoder and AHBL multiplexer modules. The Cortex-M0 DesignStart system
includes no debugger because this feature has been explicitly removed from the processor by
ARM, although some internal signals are available for probing at the top-level of the processor. To debug our benchmark programs on this platform, we connected these internal signals
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Figure I.3: Cortex-M0 SoC Design

to a ChipScope module to observe the state of the processor. No ChipScope modules are
included in the diagram because they were removed from the final design once the software
and hardware were debugged.
While the Cortex-M0 DesignStart Embedded Development Kit provided a number
of IP blocks for use with the processor, we eventually had to create an on-chip memory
and a clock manager ourselves in order to arrive at a working system. The Verilog on-chip
memory module that came with the Cortex-M0 did not synthesize correctly when using ISE.
Xilinx CoreGen 13.2 was used to create a 128 KB BRAM memory block for the CortexM0 DesignStart, and a wrapper Verilog file was written to instantiate the block and create
an AHB-Lite interface for it. Directed tests in simulation, as well as actual benchmark
correctness tests, confirmed proper operation of our on-chip memory. Additionally, the clock
divider provided with the Cortex-M0 DesignStart was only meant to be used with Spartan6
FPGAs, so a new clock manager module was written that used a Virtex-5 DCM to provide
a 50 MHz clock input to the processor.
Only a single instance of this system-on-chip design was created, using all of the
hardware blocks depicted in Figure I.3. This was mainly due to the difficultly in debugging
new hardware and software for this processor caused by the lack of a debug support module. Although a combined SRAM/Flash controller module was provided in the embedded
development kit for the processor, tweaking this module for compatibility with the ML509
SRAM chip could potentially have become a time consuming and difficult procedure. The
lack of debug support also meant that the only way to write a desired program into the
processor’s on-chip memory was to initialize the CoreGen memory block with it and create a
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new bitfile. The time required to prepare a new bitfile for every version of every benchmark
we desired to test on this platform also dissuaded us from exploring Cortex-M0 DesignStart
performance with other memory configurations.
OpenRISC Base System-on-Chip
Figure I.4 is a diagram of the system-on-chip for the OpenRISC. The OpenRISC
interacts with its peripherals using two Wishbone buses, one for instruction memory (IWB)
and another for data memory (DWB). The processor’s dual Wishbone buses are connected
to the MinSoC Traffic Cop module, which arbitrates the Wishbone buses and passes transactions between different devices. As mentioned previously, the OpenRISC design uses a larger
on-chip memory than the other processors, with a total of 256 KB of BRAM instead of the
usual 128 KB. This larger memory is required to run some of the MiBench benchmarks,
which have large data structures that do not leave enough room for stack and heap space on
the OpenRISC when only 128 KB of memory is used.

Figure I.4: OpenRISC SoC Design

Instances of the OpenRISC system-on-chip design were created that used on-chip
BRAM to hold program memory. The different design versions differed only in the size of
the processor’s caches. No OpenRISC designs using SRAM were created.
182

Appendix J
Implementing Soft Processors in the V5QV
In the course of porting the soft processor designs to the V5QV to determine their
maximum clock frequencies on this radiation-hardened FPGA, we encountered two different
problems with the designs that had to be addressed to get the processors implemented. We
report these problems and their solutions here to offer others who may be conducting similar
research a way to quickly resolve these problems.
Removing Clock Division from the Soft Processors
The first of these problems was that the clocking hardware for each of the soft processors had to be changed from what was used on the LX110T in order to get an input clock
that we could use for finding the maximum frequencies of each processor. On the LX110T,
we used a 100 MHz oscillator on the FPGA board to provide the input clock, and had a
simple clock divider using a DCM that divided this input clock in half to get the final 50
MHz clock used by the processors. However, for the V5QV, we needed an input clock to
the processors that had no clock division because the clock divider hardware can introduce
artificial limits on the clock rate. This is due to component switching limits in the PLL
primitives with which some of the soft processors’ clocking modules are constructed.
On the LEON3, Cortex-M0, and OpenRISC, removing the clock division from the
processors was relatively easy. In the case of the LEON3, the clock generator module already
includes generics for the clock multiplier and clock divisor that the user can set equal to
each other and thus remove clock division. For the Cortex-M0, clock division is performed
by instantiating a DCM primitive, which also allows us to remove clock division by editing
the values of certain generics. The OpenRISC clock division module does not accept values
for its generics that would remove clock division and still include a DCM in the design, but
because this soft processor is open-source, the change could be made manually in the Verilog
code.
While removing clock division from three of the soft processors was simple, doing
so for the MicroBlaze proved complicated because the user is not given direct access to the
clock divider module. Instead, Xilinx XPS includes a Clocking Wizard that allows the user to
specify clock constraints. During implementation, the synthesizer will use these constraints
to generate the necessary DCM or PLL primitives to achieve the desired clock frequencies.
We found however that when we tried to remove clock division on the MicroBlaze that XPS
would instantiate a PLL for clock control that gave us mapping errors. This was because XPS
was choosing clock multiplier and clock divider generics for the PLL primitive that would
produce the correct output clock frequency for the PLL, but a frequency for the PLL’s
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internal VCO that was outside its operating range. To solve this problem, we eventually
just had to remove the clock divider module from our XPS design entirely, replacing it with
a Verilog source file in each design’s ISE project that instantiated DCMs to provide the
processor and its peripherals with their clocks.
Implementing the LEON3 FPU
The second problem we encountered in porting the soft processors to the V5QV affected only the LEON3. Using the normal tool flow for this processor, we would get several
error messages like the following from Xilinx ISE 13.2 when attempting to map the design
to the V5QV (these errors are for modules internal to the LEON3 FPU, and do no appear
if the FPU is not included in the design):
INTERNAL ERROR:Pack:pkibadbmend.c:266:1.34 - Found an incomplete connection on
comp block dut wrapper inst/leon3Dut/l3.cpu[0].u0/leon3x0/nofpshare.grfpw1gen.fpu0/
x1.grfpw0/uni.grfpw0/grfpu0.grfpu x0.comb.iexc5 df5. The signal GLOBAL LOGIC1 was
found on the comp block pin D4, but no child signal exists.
ERROR:PhysDesignRules:1709 - Incomplete connectivity. The pin <D4>of comp block
<dut wrapper inst/leon3Dut/l3.cpu[0].u0/leon3x0/nofpshare.grfpw1gen.fpu0/x1.g rfpw0/
uni.grfpw0/grfpu0.grfpu x0.comb.iexc5 df5>is used and partially connected to network
<GLOBAL LOGIC1>. All networks must have complete connectivity through out the comp
hierarchy and the connectivity for this pin must be removed or completed.
Xilinx does not have good documentation online to explain this particular error and
how to remedy it. However, we found that this problem is some sort of bug in the version
of Xilinx ISE 13.2 for the V5QV that deals with how the VHDL files for the LEON3 are
compiled. We found that if we use the usual LEON3 ISE project setup where all VHDL
files are in a manual compile order that this error will appear during mapping. However, by
creating a new ISE project and adding all of the various VHDL source files and packages
for the LEON3 by hand (so that it automatically organizes the files for compilation in a
hierarchy under the top module, leon3mp) that this error disappeared entirely. The root
cause of the error is still not known, but this workaround allowed us to successfully port the
LEON3 designs to the V5QV and still include their FPUs.
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Appendix K
Determining Soft Processor Maximum Frequencies
Since our benchmarking experiments for the soft processors were all conducted with
the processors running on a 50 MHz clock (to simplify hardware development), evaluating
the maximum performance of each soft processor on each benchmark required us to adjust
our benchmark scores according to each design’s maximum clock frequency. As mentioned
in Section 3.5, the basic strategy used to determine these maximum frequencies was to
place and route the designs repeatedly with tighter and tighter timing constraints until no
improvement in the maximum frequency was achieved. Tables K.1 and K.2 present the map,
placement, and routing options used for each soft processor in the implementation runs to
determine their maximum clock frequencies.
A key component of our method for determining the maximum clock frequencies of
the soft processors is the command line option ”-xe c” (continue on impossible) used for
both placement and routing. This option instructs the placer and router to continue to
work on improving the timing for a design even if the constraints given in the user’s .ucf file
are impossible to meet. The tools will continue to iterate on the design until all proposed
changes in placement and routing only improve the timing score by values below a cutoff
threshold. When this condition is reached, the tools will abandon any additional changes
and finish routing the design. We found with a little experimentation that using this option
allowed us to improve the final design’s maximum frequency substantially over that possible
using the normal extra effort (”-xe n”) option.
While the continue on impossible option allowed us to greatly improve the maximum
frequencies of the soft processor designs, we also discovered that using this option made the
placement and routing tools very sensitive to changes in the timing constraint. Raising or
lowering the timing constraint by as little as 10 KHz could drastically alter the maximum
frequency of the final design. However, after creating scatterplots of the timing constraints
used and the corresponding maximum frequencies achieved with each timing constraint for a
few designs, we discovered a pattern in the data that allowed us to determine the maximum
frequencies for the soft processors despite the considerable variability in the maximum frequencies. This pattern is illustrated in the scatterplot given in Figure K.1 for the LS0 design
implemented on the V5QV. Each blue dot in the plot represents the outcome of a particular
implementation run. The dotted line traces the rise and fall of the local maximums, which
occur in a parabolic shape. By repeatedly placing and routing the soft processor designs,
we were able to find the inflection point in local maximums for each soft processor, which
indicates the location of the global maximum frequency. This same process was used to
determine the maximum frequencies for the soft processors on both the LX110T and V5QV
FPGAs.
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Table K.1: Xilinx Options Used During Mapping and Placement When Determining
the Soft Processors’ Maximum Frequencies

Option

Effect
Specifies the FPGA part to
map to
Overwrite existing files
Do not run post-placement
logic optimization
Set the placer effort level to high
Set the extra effort level to
”Continue on Impossible”
Sets the placer cost table to 1

-p <part name>
-w
-logic opt off
-ol high
-xe c
-t 1

-register duplication
Do not duplicate registers
off
-global opt off
-cm area
-ir off
-pr b
-lc off
-power off
-o <.ncd filename
-bp

>

Turn off global optimization
before mapping
Set the mapping cover mode to
optimize for area
Do not use RLOC constraints
to generate Relationally
Placed Macros
Pack registers into both input
and output IOBs
Turn off LUT combining
Turn off power optimization
Sets the name of the .ncd
output file from mapping
Map slice logic into BRAMs

Used by
All processors
All processors
All except OpenRISC
(it uses -logic opt on)
All processors
All processors
All processors
All except OpenRISC
(it uses
-register duplication on)
All processors
All except OpenRISC
(it uses -cm speed)
All except OpenRISC
(option not included
for it)
All except OpenRISC
(it uses -pr off)
All processors
All processors
All processors
OpenRISC only

Table K.2: Xilinx Options Used During Routing When Determining the
Soft Processors’ Maximum Frequencies

Option
Effect
Used by
-w
Overwrite existing files
All processors
-ol high Set the placer effort level to high All processors
Set the extra effort level to
-xe c
All processors
”Continue on Impossible”
-k
Enable reentrant routing
MicroBlaze, LEON3 only
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Figure K.1: Timing Constraint Versus Maximum Frequency for the LS0 Soft Processor Design
on the V5QV
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